{"id":"https://openalex.org/W2534346821","doi":"https://doi.org/10.1109/issoc.2005.1595668","title":"High-Level Switching Activity Prediction Through Sampled Monitored Simulation","display_name":"High-Level Switching Activity Prediction Through Sampled Monitored Simulation","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2534346821","doi":"https://doi.org/10.1109/issoc.2005.1595668","mag":"2534346821"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2005.1595668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2005.1595668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091887332","display_name":"Felipe Klein","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"F. Klein","raw_affiliation_strings":["Institute of Computing, State University of Campinas, Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, State University of Campinas, Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005402339","display_name":"Rodolfo Azevedo","orcid":"https://orcid.org/0000-0002-8803-0401"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. Azevedo","raw_affiliation_strings":["Institute of Computing, State University of Campinas, Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, State University of Campinas, Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067675731","display_name":"Guido Ara\u00fajo","orcid":"https://orcid.org/0000-0003-4869-5190"},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"G. Araujo","raw_affiliation_strings":["Institute of Computing, State University of Campinas, Campinas, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, State University of Campinas, Campinas, Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091887332"],"corresponding_institution_ids":["https://openalex.org/I181391015"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71035289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9773129224777222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7245890498161316},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5328902006149292},{"id":"https://openalex.org/keywords/sample","display_name":"Sample (material)","score":0.4932393431663513},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4927213490009308},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40925124287605286},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36248138546943665},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32464781403541565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10491874814033508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07833144068717957}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9773129224777222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7245890498161316},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5328902006149292},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.4932393431663513},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4927213490009308},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40925124287605286},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36248138546943665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32464781403541565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10491874814033508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07833144068717957},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2005.1595668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2005.1595668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2080498121","https://openalex.org/W2098982640","https://openalex.org/W2102666576","https://openalex.org/W2134907892","https://openalex.org/W2138444824","https://openalex.org/W2144293278","https://openalex.org/W2153974970","https://openalex.org/W2159567437","https://openalex.org/W2159921956","https://openalex.org/W4240199505"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W1831349210","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2579932084","https://openalex.org/W2548514518","https://openalex.org/W1885396597","https://openalex.org/W2106574988","https://openalex.org/W2105092668","https://openalex.org/W3206586607"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,26,54,72,76],"sample-based":[4],"technique":[5],"to":[6,18,61,87],"predict":[7],"the":[8,47,51,82],"switching":[9,33],"activity":[10,34],"of":[11,31,50,57,85,92],"digital":[12],"circuits.":[13],"It":[14],"is":[15],"an":[16,65],"improvement":[17],"PowerSC,":[19],"SystemC":[21,36],"library":[22],"extension":[23],"that":[24,42],"enables":[25],"fast":[27],"and":[28],"easy-to-use":[29],"way":[30],"gathering":[32],"from":[35],"descriptions.":[37],"The":[38],"experimental":[39],"results":[40],"reveal":[41],"it":[43],"can":[44],"dramatically":[45],"reduce":[46],"monitoring":[48,83],"time":[49,84],"simulation,":[52],"with":[53,59,75,89],"minimal":[55],"loss":[56],"accuracy":[58],"respect":[60],"estimates":[62],"provided":[63],"by":[64],"industrial":[66],"tool.":[67],"Several":[68],"tests":[69],"realized":[70],"in":[71,81],"case":[73],"study":[74],"real-world":[77],"design":[78],"obtained":[79],"reductions":[80],"up":[86],"99%":[88],"average":[90],"errors":[91],"no":[93],"more":[94],"than":[95],"0.05%.":[96]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}