{"id":"https://openalex.org/W2537800267","doi":"https://doi.org/10.1109/issoc.2005.1595633","title":"Instruction Folding for an Asynchronous Java Co-Processor","display_name":"Instruction Folding for an Asynchronous Java Co-Processor","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2537800267","doi":"https://doi.org/10.1109/issoc.2005.1595633","mag":"2537800267"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2005.1595633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2005.1595633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068357189","display_name":"Tero S\u00e4ntti","orcid":null},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Santti","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Plosila","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I155660961"],"apc_list":null,"apc_paid":null,"fwci":0.8839,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75046056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8647902011871338},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.6120171546936035},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6089919805526733},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5472060441970825},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4981706142425537},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.48045605421066284},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.47914475202560425},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.4693908095359802},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.435286283493042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4201034903526306},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41282811760902405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3981712758541107},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.38687971234321594},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07946574687957764}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8647902011871338},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.6120171546936035},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6089919805526733},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5472060441970825},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4981706142425537},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.48045605421066284},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.47914475202560425},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.4693908095359802},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.435286283493042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4201034903526306},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41282811760902405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3981712758541107},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.38687971234321594},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07946574687957764},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2005.1595633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2005.1595633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1514258760","https://openalex.org/W1528464222","https://openalex.org/W1555915743","https://openalex.org/W1903763382","https://openalex.org/W1983694768","https://openalex.org/W2101786162","https://openalex.org/W2150872535","https://openalex.org/W2166157680","https://openalex.org/W2487142227","https://openalex.org/W2725179571","https://openalex.org/W6684497493","https://openalex.org/W6986550094"],"related_works":["https://openalex.org/W2582080837","https://openalex.org/W2170470279","https://openalex.org/W2145676264","https://openalex.org/W3172992491","https://openalex.org/W412736943","https://openalex.org/W2186199411","https://openalex.org/W1780290295","https://openalex.org/W2096065891","https://openalex.org/W2360912707","https://openalex.org/W2130106957"],"abstract_inverted_index":{"This":[0,102,117],"paper":[1],"presents":[2],"a":[3,58,67,120,123],"novel":[4],"method":[5],"for":[6,20,99,133],"instruction":[7,35],"folding":[8,26],"in":[9,29,57,66],"Java":[10,23,131,134],"execution.":[11],"The":[12,25,37,52,74],"approach":[13],"is":[14,27,39,86,119],"to":[15,44,79],"use":[16],"an":[17,94,129],"asynchronous":[18,42],"co-processor":[19,38,53,63,75,109,132],"execution":[21],"of":[22,69,83,104,122,128],"bytecode.":[24],"done":[28],"the":[30,105,108],"same":[31],"pipeline":[32],"stage":[33],"with":[34,49],"decoding.":[36],"designed":[40,97],"using":[41],"techniques":[43],"provide":[45],"low":[46],"power":[47],"usage":[48],"reasonable":[50],"performance.":[51],"can":[54],"be":[55],"used":[56],"single":[59,62],"CPU":[60],"and":[61,72,112],"environment":[64,84],"or":[65],"network":[68],"multiple":[70],"CPUs":[71],"co-processors.":[73],"does":[76],"not":[77],"need":[78],"know":[80],"what":[81],"kind":[82],"it":[85],"placed":[87],"in,":[88],"as":[89],"all":[90],"communication":[91],"goes":[92],"through":[93],"interface":[95],"unit":[96],"especially":[98],"that":[100],"environment.":[101],"modularity":[103],"design":[106,127],"makes":[107],"more":[110],"reusable":[111],"allows":[113],"system":[114],"level":[115],"scalability.":[116],"work":[118],"part":[121],"project":[124],"focusing":[125],"on":[126],"advanced":[130],"intensive":[135],"SoC":[136],"applications.":[137]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}