{"id":"https://openalex.org/W2537885854","doi":"https://doi.org/10.1109/issoc.2004.1411183","title":"An in-circuit debug environment for multiprocessor SOCs based on a HDL risc soft-core","display_name":"An in-circuit debug environment for multiprocessor SOCs based on a HDL risc soft-core","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2537885854","doi":"https://doi.org/10.1109/issoc.2004.1411183","mag":"2537885854"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020380748","display_name":"R. Pelliconi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Pelliconi","raw_affiliation_strings":["Central R&D STMicroelectronics, Agrate, Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central R&D STMicroelectronics, Agrate, Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054031793","display_name":"L. Salsa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Salsa","raw_affiliation_strings":["Central R&D STMicroelectronics, Agrate, Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central R&D STMicroelectronics, Agrate, Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082386173","display_name":"S. Macchiavelli","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Macchiavelli","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35747399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.8087586164474487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7625316381454468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7350423336029053},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6773129105567932},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5863308906555176},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5827725529670715},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5184192657470703},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5055882930755615},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45433148741722107},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.44521811604499817},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4405973553657532},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4211598038673401},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2903033196926117},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27906960248947144},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14299437403678894}],"concepts":[{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.8087586164474487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7625316381454468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7350423336029053},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6773129105567932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5863308906555176},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5827725529670715},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5184192657470703},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5055882930755615},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45433148741722107},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.44521811604499817},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4405973553657532},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4211598038673401},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2903033196926117},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27906960248947144},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14299437403678894}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2067423696","https://openalex.org/W2080199699","https://openalex.org/W2120275352","https://openalex.org/W2171697422","https://openalex.org/W2173674295","https://openalex.org/W2538018278","https://openalex.org/W2542473914","https://openalex.org/W4247613350"],"related_works":["https://openalex.org/W2993622674","https://openalex.org/W2534569838","https://openalex.org/W4367172762","https://openalex.org/W182515070","https://openalex.org/W4364295250","https://openalex.org/W3116750762","https://openalex.org/W2164026451","https://openalex.org/W4310584696","https://openalex.org/W2036206036","https://openalex.org/W3173973232"],"abstract_inverted_index":{"A":[0],"fundamental":[1],"feature":[2],"common":[3],"to":[4,98],"all":[5],"SOC":[6,36],"projects":[7],"is":[8,57,115,137],"the":[9,18,22,34,39,60,81,140],"inclusion":[10],"of":[11,24,41],"one":[12,55],"or":[13,71,78,123,147],"more":[14,53],"embedded":[15,28,84],"microprocessors":[16],"in":[17,59,101],"design":[19,49,105],"space.":[20],"As":[21],"complexity":[23],"algorithms":[25],"mapped":[26],"on":[27,68,131],"processors":[29],"and":[30,93,96,134,144],"their":[31],"interaction":[32],"with":[33],"surrounding":[35],"resources":[37],"increase,":[38],"availability":[40],"reliable":[42],"software":[43,112,135],"verification":[44],"means":[45],"becomes":[46],"a":[47,102],"serious":[48],"issue,":[50],"especially":[51],"when":[52],"than":[54],"processor":[56,145],"included":[58],"design.":[61],"Many":[62],"existing":[63],"processor-debugger":[64],"interfaces":[65,77],"are":[66,87],"based":[67,130],"specific":[69],"technology":[70,94,142],"architectural":[72],"features":[73],"such":[74],"as":[75],"JTAG":[76],"scan-chains.":[79],"On":[80],"other":[82],"hand,":[83],"microprocessor":[85],"cores":[86],"often":[88],"HDL":[89],"suites,":[90],"quite":[91],"parametric":[92],"independent,":[95],"need":[97],"be":[99,119],"reused":[100],"very":[103],"different":[104],"environment.":[106],"In":[107],"this":[108],"paper,":[109],"an":[110],"in-circuit":[111],"debug":[113],"environment":[114],"presented,":[116],"that":[117],"can":[118],"utilized":[120],"for":[121],"single-":[122],"multi-processor":[124],"SOCs.":[125],"The":[126],"described":[127],"methodology,":[128],"only":[129],"VHDL":[132],"blocks":[133],"routines,":[136],"independent":[138],"from":[139],"chosen":[141],"support,":[143],"memory":[146],"bus":[148],"architecture":[149],"configuration.":[150]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}