{"id":"https://openalex.org/W2537334249","doi":"https://doi.org/10.1109/issoc.2004.1411168","title":"Crosstalk immune interconnect driver design","display_name":"Crosstalk immune interconnect driver design","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2537334249","doi":"https://doi.org/10.1109/issoc.2004.1411168","mag":"2537334249"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"R. Weerasekera","raw_affiliation_strings":["Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024591419","display_name":"Lirong Zheng","orcid":"https://orcid.org/0000-0003-0888-6769"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Li-Rong Zheng","raw_affiliation_strings":["Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018789044","display_name":"Dinesh Pamunuwa","orcid":"https://orcid.org/0000-0002-4838-7932"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Pamunuwa","raw_affiliation_strings":["Centre for Microsystems Engineering, Lancaster University, Lancaster, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Microsystems Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387","https://openalex.org/I4210153877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"H. Tenhunen","raw_affiliation_strings":["Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Systems(LECS), Department of Microelectronics and Information Technology (IMIT), Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3634,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70340903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7222185134887695},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7197883129119873},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6755388975143433},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6511629223823547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6285772919654846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5370762348175049},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"Noise immunity","score":0.44138142466545105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3486637473106384},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3360345959663391},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30799853801727295},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22684615850448608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14166110754013062}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7222185134887695},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7197883129119873},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6755388975143433},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6511629223823547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6285772919654846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5370762348175049},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.44138142466545105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3486637473106384},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3360345959663391},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30799853801727295},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22684615850448608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14166110754013062},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/issoc.2004.1411168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.lancs.ac.uk:20153","is_oa":false,"landing_page_url":"https://eprints.lancs.ac.uk/id/eprint/20153/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401916","display_name":"Lancaster EPrints (Lancaster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67415387","host_organization_name":"Lancaster University","host_organization_lineage":["https://openalex.org/I67415387"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Contribution in Book/Report/Proceedings"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/a56a8d89-f2e3-4d57-8f0c-4bd731a83606","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/a56a8d89-f2e3-4d57-8f0c-4bd731a83606","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Weerasekera, R, Zheng, L-R, Pamunuwa, D & Tenhunen, H 2004, Crosstalk Immune Interconnect Driver Design. in 2004 International Symposium on System-on-Chip, 2004. Proceedings.. pp. 139-142. https://doi.org/10.1109/ISSOC.2004.1411168","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307875","display_name":"Styrelsen f\u00f6r Internationellt Utvecklingssamarbete","ror":"https://ror.org/01fn7me06"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W2109817800","https://openalex.org/W2115045032","https://openalex.org/W2139181536","https://openalex.org/W2144008605","https://openalex.org/W2158503671","https://openalex.org/W2162523242","https://openalex.org/W2169676602","https://openalex.org/W2788938938","https://openalex.org/W4229739234","https://openalex.org/W4237326152"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W4242813950","https://openalex.org/W1551902604","https://openalex.org/W1991973217","https://openalex.org/W2144460576","https://openalex.org/W2084737927","https://openalex.org/W2157788653"],"abstract_inverted_index":{"The":[0],"effect":[1],"of":[2],"crosstalk":[3,59],"noise":[4],"becomes":[5],"increasingly":[6],"significant":[7],"as":[8,39],"geometries":[9],"continue":[10],"to":[11,82],"shrink":[12],"into":[13,21],"the":[14,22,58,80,84],"deep":[15,89],"sub-micrometer":[16],"regime":[17],"and":[18],"clock-frequency":[19],"increases":[20],"multi":[23],"GHz":[24],"domain.":[25],"Dynamic":[26],"delay":[27],"caused":[28],"by":[29],"coupling":[30,71],"capacitance":[31],"between":[32],"adjacent":[33],"interconnections":[34],"is":[35],"a":[36,52],"critical":[37],"problem,":[38],"it":[40],"cannot":[41],"accurately":[42],"be":[43],"estimated":[44],"in":[45,88],"static":[46],"timing":[47,86],"analysis.":[48],"This":[49],"work":[50],"presents":[51],"new":[53],"driver":[54,62],"circuit":[55],"scheme":[56],"called":[57],"immune":[60],"interconnect":[61,76],"(XTIID),":[63],"for":[64],"capacitively":[65],"coupled":[66],"interconnects,":[67],"which":[68],"eliminates":[69],"pattern-dependent":[70],"noise.":[72],"Also,":[73],"such":[74],"an":[75],"drive":[77],"technology":[78],"has":[79],"potential":[81],"facilitate":[83],"dynamic":[85],"problem":[87],"submicrometer":[90],"VLSI":[91],"design.":[92]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}