{"id":"https://openalex.org/W2532525761","doi":"https://doi.org/10.1109/issoc.2004.1411167","title":"Topology design for global link optimization in application specific network-on-chips","display_name":"Topology design for global link optimization in application specific network-on-chips","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2532525761","doi":"https://doi.org/10.1109/issoc.2004.1411167","mag":"2532525761"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079359245","display_name":"David A. Sig\u00fcenza-Tortosa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"D.A. Siguenza-Tortosa","raw_affiliation_strings":["Digital and Computer Systems Laboratory, Tampere University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital and Computer Systems Laboratory, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Digital and Computer Systems Laboratory, Tampere University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital and Computer Systems Laboratory, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.2739,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70286819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7223667502403259},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5307403206825256},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5083255171775818},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5004911422729492},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.48405757546424866},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.47016996145248413},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.46933168172836304},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4550732672214508},{"id":"https://openalex.org/keywords/topology-optimization","display_name":"Topology optimization","score":0.4319480359554291},{"id":"https://openalex.org/keywords/network-planning-and-design","display_name":"Network planning and design","score":0.42121535539627075},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41447386145591736},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3656836152076721},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3118900656700134},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.20831039547920227},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17654278874397278}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7223667502403259},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5307403206825256},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5083255171775818},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5004911422729492},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.48405757546424866},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.47016996145248413},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.46933168172836304},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4550732672214508},{"id":"https://openalex.org/C189216461","wikidata":"https://www.wikidata.org/wiki/Q2443456","display_name":"Topology optimization","level":3,"score":0.4319480359554291},{"id":"https://openalex.org/C114563136","wikidata":"https://www.wikidata.org/wiki/Q19725982","display_name":"Network planning and design","level":2,"score":0.42121535539627075},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41447386145591736},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3656836152076721},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3118900656700134},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.20831039547920227},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17654278874397278},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W22893142","https://openalex.org/W1966624478","https://openalex.org/W2041074866","https://openalex.org/W2076312744","https://openalex.org/W2123184444","https://openalex.org/W2124925956","https://openalex.org/W2160091270","https://openalex.org/W4239470332"],"related_works":["https://openalex.org/W2046491619","https://openalex.org/W2389142552","https://openalex.org/W2239929624","https://openalex.org/W2883804989","https://openalex.org/W1974803732","https://openalex.org/W2008556190","https://openalex.org/W3203799340","https://openalex.org/W2785358337","https://openalex.org/W596237000","https://openalex.org/W1505087206"],"abstract_inverted_index":{"A":[0],"new":[1],"algorithm":[2,12],"for":[3],"application-specific":[4],"network-on-chip":[5],"design":[6,42],"and":[7,15,53],"optimization":[8,48],"is":[9,35],"presented.":[10],"The":[11],"uses":[13],"packet-scheduling":[14],"traffic":[16],"modelling":[17],"concepts":[18],"to":[19],"estimate":[20],"the":[21],"degree":[22],"of":[23,25,39],"interaction":[24],"several":[26],"communication":[27],"channels":[28],"(congestion)":[29],"on":[30],"a":[31,40],"given":[32],"design.":[33],"It":[34],"implemented":[36],"as":[37],"part":[38],"network":[41],"software":[43],"package":[44],"that":[45],"includes":[46],"other":[47],"criteria,":[49],"like":[50],"power":[51],"consumption":[52],"reliability.":[54]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}