{"id":"https://openalex.org/W2535361533","doi":"https://doi.org/10.1109/issoc.2004.1411162","title":"Configurable computing architectures for wireless and software defined radio - a FPGA prototyping experience using high level design-tool-chains -","display_name":"Configurable computing architectures for wireless and software defined radio - a FPGA prototyping experience using high level design-tool-chains -","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2535361533","doi":"https://doi.org/10.1109/issoc.2004.1411162","mag":"2535361533"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038395235","display_name":"A. Blaickner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105127","display_name":"Carinthian Tech Research","ror":"https://ror.org/016nn6y69","country_code":"AT","type":"facility","lineage":["https://openalex.org/I4210105127"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Blaickner","raw_affiliation_strings":["Carinthia Tech Institute CTI, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute CTI, Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044334450","display_name":"S. Albl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105127","display_name":"Carinthian Tech Research","ror":"https://ror.org/016nn6y69","country_code":"AT","type":"facility","lineage":["https://openalex.org/I4210105127"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"S. Albl","raw_affiliation_strings":["Carinthia Tech Institute CTI, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute CTI, Villach, Austria","institution_ids":["https://openalex.org/I4210105127"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052124660","display_name":"Wolfgang Scherr","orcid":"https://orcid.org/0009-0003-0257-6425"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W. Scherr","raw_affiliation_strings":["Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5281,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71824457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"116"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7768392562866211},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6546258926391602},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6419251561164856},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5956910252571106},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.5423724055290222},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5141468644142151},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.4786456823348999},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4728403687477112},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4710999131202698},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4669400751590729},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4586738049983978},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4583321213722229},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44143548607826233},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4388868808746338},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4265611469745636},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4103327989578247},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3448117971420288},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.20404857397079468},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08769825100898743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7768392562866211},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6546258926391602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6419251561164856},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5956910252571106},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.5423724055290222},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5141468644142151},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4786456823348999},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4728403687477112},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4710999131202698},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4669400751590729},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4586738049983978},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4583321213722229},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44143548607826233},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4388868808746338},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4265611469745636},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4103327989578247},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3448117971420288},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.20404857397079468},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08769825100898743},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1544044728","https://openalex.org/W1931809245","https://openalex.org/W2001611709","https://openalex.org/W2091949926","https://openalex.org/W2095944943","https://openalex.org/W2099220751","https://openalex.org/W2141038589","https://openalex.org/W4235026790"],"related_works":["https://openalex.org/W1565757145","https://openalex.org/W2030832065","https://openalex.org/W4252339651","https://openalex.org/W2132845877","https://openalex.org/W1953708296","https://openalex.org/W2157325474","https://openalex.org/W1561917350","https://openalex.org/W1988178244","https://openalex.org/W3145262410","https://openalex.org/W2017340405"],"abstract_inverted_index":{"Future":[0],"systems":[1],"on":[2,131],"chip":[3],"for":[4,14,83],"wireless":[5,66],"and":[6,16,26,59,67,78,90,95,103,108,118],"multimedia":[7],"applications":[8,71],"will":[9],"have":[10],"a":[11,85,88,91,121,132],"strong":[12],"demand":[13],"interoperability":[15],"inexpensive":[17],"hardware":[18,40],"solutions.":[19],"Extended":[20],"functionality,":[21],"advanced":[22],"signal":[23],"processing":[24,77],"functions":[25],"even":[27],"multi-mode":[28],"or":[29,42],"multi-standard":[30],"capabilities":[31],"are":[32,50],"an":[33],"important":[34],"design":[35,114,126],"goal.":[36],"Configurable":[37],"architectures,":[38],"arithmetic":[39],"accelerators":[41],"so":[43],"called":[44],"application":[45,55],"specific":[46],"instruction":[47],"processors":[48],"(ASIPs)":[49],"bridging":[51],"the":[52,96,99,125],"gap":[53],"between":[54],"derived":[56],"hardwired":[57],"logic":[58],"software":[60,68],"programmed":[61],"general":[62],"purpose":[63],"microprocessors.":[64],"For":[65],"defined":[69],"radio":[70],"this":[72],"work":[73],"presents":[74],"selected":[75],"baseband":[76],"error":[79],"correction":[80],"solutions":[81],"as,":[82],"example,":[84],"Galois-field-ASIP-based":[86],"decoder,":[87],"channel-processor":[89],"WCDMA-transceiver.":[92],"The":[93],"concept":[94],"prototype":[97],"of":[98],"units":[100],"was":[101,127],"designed":[102],"verified":[104],"by":[105],"bit-true":[106],"MatLab":[107],"System":[109,141],"C/C++":[110],"based":[111],"high":[112,133],"level":[113],"methods.":[115],"After":[116],"synthesis":[117],"translation":[119],"to":[120],"VHDL":[122],"architecture":[123],"description":[124],"tested":[128],"in":[129],"real-time":[130],"density":[134],"DSP/FPGA-prototyping":[135],"unit":[136],"(PASS":[137],"-":[138],"Programmable":[139],"Array":[140],"Simulator).":[142]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}