{"id":"https://openalex.org/W2545213773","doi":"https://doi.org/10.1109/issoc.2004.1411159","title":"Reusable XGFT interconnect IP for network-on-chip implementations","display_name":"Reusable XGFT interconnect IP for network-on-chip implementations","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2545213773","doi":"https://doi.org/10.1109/issoc.2004.1411159","mag":"2545213773"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089240353","display_name":"Heikki Kariniemi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"H. Kariniemi","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.0958,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83457357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7617936730384827},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6195186972618103},{"id":"https://openalex.org/keywords/polygon-mesh","display_name":"Polygon mesh","score":0.6142554879188538},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6064916253089905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5864985585212708},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5683098435401917},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5268563032150269},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5179914236068726},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5091022849082947},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4759865999221802},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.43285712599754333},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28934720158576965},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08423489332199097}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7617936730384827},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6195186972618103},{"id":"https://openalex.org/C31487907","wikidata":"https://www.wikidata.org/wiki/Q1154597","display_name":"Polygon mesh","level":2,"score":0.6142554879188538},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6064916253089905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5864985585212708},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5683098435401917},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5268563032150269},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5179914236068726},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5091022849082947},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4759865999221802},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.43285712599754333},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28934720158576965},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08423489332199097},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W78246525","https://openalex.org/W1593266071","https://openalex.org/W1997635976","https://openalex.org/W2011403724","https://openalex.org/W2102844623","https://openalex.org/W2111366547","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2139290660","https://openalex.org/W2148323349","https://openalex.org/W2156496677","https://openalex.org/W2544326305","https://openalex.org/W4229808229"],"related_works":["https://openalex.org/W2360310172","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W3198758847","https://openalex.org/W1966325333"],"abstract_inverted_index":{"Platform-based":[0],"design":[1,13],"flows":[2],"are":[3,89,113,141,163],"coming":[4],"into":[5,34],"use":[6,38],"in":[7,125],"system-on-chip":[8],"(SoC)":[9],"circuit":[10],"design.":[11],"These":[12,110],"flows,":[14],"which":[15,83,120],"integrate":[16],"different":[17,100,167,171],"processors,":[18],"large":[19,70],"memory":[20],"subsystems,":[21],"reconfigurable":[22],"logic":[23,136],"blocks":[24,30,44,82,193],"and":[25,106,135,170,176,183],"reusable":[26,40],"intellectual":[27],"property":[28],"(IP)":[29],"for":[31,166],"various":[32],"purposes":[33],"the":[35,86,92,103,132,146,150,178,181],"same":[36,93,147],"platform,":[37],"also":[39,98,114],"interconnect":[41],"IP":[42,81],"(IIP)":[43],"as":[45,67,149],"communication":[46],"infrastructures.":[47],"This":[48,95],"work":[49],"presents":[50,97],"a":[51,59,68,117],"new":[52,60],"layout":[53,57],"scheme":[54],"named":[55],"Backbone":[56],"where":[58,80],"extended-generalized-fat-tree":[61],"(XGFT)":[62],"IIP":[63,88],"can":[64,185],"be":[65,122,186],"used":[66,124],"single":[69],"block.":[71],"It":[72],"is":[73],"especially":[74],"usable":[75],"on":[76],"such":[77],"SoC":[78],"circuits":[79],"communicate":[84],"across":[85],"XGFT":[87,104],"approximately":[90,145],"of":[91,102,131,180,191],"size.":[94],"paper":[96],"two":[99,111],"implementations":[101],"HP":[105],"compares":[107],"their":[108],"performance.":[109],"networks":[112],"compared":[115],"to":[116,143],"two-dimensional":[118],"mesh":[119,151],"will":[121],"commonly":[123],"network-on-chip":[126],"(NOC)":[127],"implementations.":[128],"The":[129],"results":[130],"performance":[133,148,168,179],"simulations":[134],"syntheses":[137],"show":[138,160],"that":[139,161,177],"XGFTs":[140,162,182],"able":[142],"produce":[144],"with":[152],"considerably":[153],"smaller":[154],"area":[155],"consumption.":[156],"In":[157],"addition,":[158],"they":[159],"more":[164],"scalable":[165],"requirements":[169],"traffic":[172],"patterns":[173],"than":[174],"meshes,":[175],"meshes":[184],"improved":[187],"by":[188],"suitable":[189],"placement":[190],"communicating":[192],"or":[194],"software":[195],"processes.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}