{"id":"https://openalex.org/W2538504198","doi":"https://doi.org/10.1109/issoc.2004.1411156","title":"Analyses of signaling techniques for self-timed systems","display_name":"Analyses of signaling techniques for self-timed systems","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2538504198","doi":"https://doi.org/10.1109/issoc.2004.1411156","mag":"2538504198"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061073517","display_name":"Ethiopia Nigussie","orcid":"https://orcid.org/0000-0002-2043-4274"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"E. Nigussie","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030110383","display_name":"J. Tuominen","orcid":"https://orcid.org/0000-0001-7223-156X"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Tuominen","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055846108","display_name":"Jouni Isoaho","orcid":"https://orcid.org/0000-0002-5789-3992"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Isoaho","raw_affiliation_strings":["Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Systems Laboratory, Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38488915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"612","issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.605492889881134},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6052853465080261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.58351069688797},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5363463163375854},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.5269123911857605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5166014432907104},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.482413649559021},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.4617924690246582},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.39544057846069336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26970374584198},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2356238067150116},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.191682368516922},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17935431003570557},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1608269214630127}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.605492889881134},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6052853465080261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.58351069688797},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5363463163375854},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.5269123911857605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5166014432907104},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.482413649559021},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.4617924690246582},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.39544057846069336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26970374584198},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2356238067150116},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.191682368516922},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17935431003570557},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1608269214630127}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1551656289","https://openalex.org/W1556480701","https://openalex.org/W1557044518","https://openalex.org/W2090178447","https://openalex.org/W2129393153","https://openalex.org/W2157461133","https://openalex.org/W2161690309","https://openalex.org/W2168412819","https://openalex.org/W2487142227","https://openalex.org/W6632823347"],"related_works":["https://openalex.org/W2102309991","https://openalex.org/W1795315578","https://openalex.org/W2373954783","https://openalex.org/W2133857928","https://openalex.org/W2143297499","https://openalex.org/W2535886977","https://openalex.org/W2356694334","https://openalex.org/W2991144886","https://openalex.org/W2790444905","https://openalex.org/W1843778016"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"signaling":[3,16,86],"techniques":[4,26],"for":[5,92],"global":[6,50,88],"and":[7,13,17,47,73],"local":[8,93],"on-chip":[9,51,89],"interconnects,":[10,90,94],"namely":[11],"voltage-mode":[12,102],"current-mode":[14,85],"differential":[15],"simultaneous":[18],"bidirectional":[19],"signaling.":[20,103],"In":[21],"the":[22,31,36,39,44,49,82,95],"proposed":[23],"approach,":[24],"these":[25],"were":[27],"applied":[28],"along":[29],"with":[30],"self-timed":[32],"design":[33],"methodology":[34],"to":[35,48],"interconnects":[37,64],"of":[38,43,69,84],"path":[40],"metric":[41],"unit":[42],"Viterbi":[45],"decoder,":[46],"bus":[52],"segment.":[53],"The":[54,75],"simulations":[55],"are":[56,65],"performed":[57],"using":[58],"0.18":[59],"/spl":[60],"mu/m":[61],"technology.":[62],"These":[63],"compared":[66],"in":[67,78,87],"terms":[68],"power":[70],"consumption,":[71],"noise,":[72],"speed.":[74],"study":[76],"considered":[77],"this":[79],"paper":[80],"revealed":[81],"possibilities":[83],"while":[91],"optimal":[96],"result":[97],"is":[98],"achieved":[99],"by":[100],"applying":[101]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}