{"id":"https://openalex.org/W2532678163","doi":"https://doi.org/10.1109/issoc.2004.1411155","title":"A scalable embedded DSP core for SoC applications","display_name":"A scalable embedded DSP core for SoC applications","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2532678163","doi":"https://doi.org/10.1109/issoc.2004.1411155","mag":"2532678163"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066905407","display_name":"Christian Panis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Panis","raw_affiliation_strings":["Carinthian Tech Institute, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carinthian Tech Institute, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060109503","display_name":"U. Hirnschrott","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"U. Hirnschrott","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033153555","display_name":"Stefan Farfeleder","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"S. Farfeleder","raw_affiliation_strings":["Vienna University of Technology, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057658285","display_name":"Gunther Laure","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"G. Laure","raw_affiliation_strings":["Infineon Technologies, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063692574","display_name":"Wolfgang Lazian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W. Lazian","raw_affiliation_strings":["Infineon Technologies, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Tampere University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6403,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90398681,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7969911098480225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6823755502700806},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6278883814811707},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6063029170036316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5771097540855408},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5546132326126099},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5490756034851074},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48268985748291016},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41821348667144775},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28272849321365356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27485859394073486}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7969911098480225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6823755502700806},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6278883814811707},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6063029170036316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5771097540855408},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5546132326126099},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5490756034851074},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48268985748291016},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41821348667144775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28272849321365356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27485859394073486}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W104004314","https://openalex.org/W1482650243","https://openalex.org/W1555915743","https://openalex.org/W1577093684","https://openalex.org/W2107188449","https://openalex.org/W2484178388"],"related_works":["https://openalex.org/W1980880153","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2502691491","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"Increasing":[0],"system":[1],"complexity":[2],"of":[3,15,86],"SoC":[4],"(system-on-chip)":[5],"and":[6,44,101],"SiP":[7],"(system-in-package)":[8],"applications":[9],"leads":[10,39],"to":[11,25,28,40,65,70],"the":[12,36,84],"strong":[13],"demand":[14],"platform":[16],"based":[17,117],"solutions.":[18],"Software":[19],"programmable":[20],"embedded":[21,60],"cores":[22],"are":[23,81],"required":[24],"provide":[26],"flexibility":[27,38],"these":[29],"platforms.":[30],"Compared":[31],"with":[32],"dedicated":[33],"hardware":[34],"implementations":[35],"provided":[37],"increased":[41],"silicon":[42],"area":[43],"power":[45],"dissipation,":[46],"which":[47,63,94],"is":[48,95,112],"problematic":[49],"for":[50],"high":[51],"volume":[52],"products.":[53],"This":[54],"paper":[55],"introduces":[56],"xDSPcore,":[57],"a":[58,103,115],"scalable":[59],"DSP":[61],"processor":[62],"allows":[64],"scale":[66],"major":[67],"architectural":[68],"features":[69],"application":[71],"specific":[72],"requirements.":[73],"Compatibility":[74],"issues":[75],"caused":[76],"by":[77,83,97,102,114],"different":[78],"core":[79,106,110],"versions":[80],"covered":[82],"support":[85],"efficient":[87],"programming":[88],"in":[89],"high-level":[90],"languages":[91],"like":[92],"C,":[93],"achieved":[96],"an":[98],"optimizing":[99],"C-compiler":[100],"compiler":[104],"friendly":[105],"architecture.":[107],"A":[108],"particular":[109],"definition":[111],"specified":[113],"XML":[116],"configuration":[118],"file.":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}