{"id":"https://openalex.org/W2534319480","doi":"https://doi.org/10.1109/issoc.2004.1411151","title":"Reduction of design complexity using virtual hardware platforms","display_name":"Reduction of design complexity using virtual hardware platforms","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2534319480","doi":"https://doi.org/10.1109/issoc.2004.1411151","mag":"2534319480"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073224043","display_name":"Tero Rissa","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Rissa","raw_affiliation_strings":["Imperial College London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Imperial College London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35526045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9470999836921692,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8270734548568726},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6717557907104492},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5946041345596313},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.5926557779312134},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.48707225918769836},{"id":"https://openalex.org/keywords/protocol-data-unit","display_name":"Protocol data unit","score":0.45601749420166016},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.44410890340805054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40511220693588257},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3468462824821472},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32875460386276245},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24645328521728516}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8270734548568726},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6717557907104492},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5946041345596313},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.5926557779312134},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.48707225918769836},{"id":"https://openalex.org/C21853045","wikidata":"https://www.wikidata.org/wiki/Q2634565","display_name":"Protocol data unit","level":3,"score":0.45601749420166016},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.44410890340805054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40511220693588257},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3468462824821472},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32875460386276245},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24645328521728516}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2171597999","https://openalex.org/W2189136227","https://openalex.org/W1866537546","https://openalex.org/W630850086","https://openalex.org/W3200508093","https://openalex.org/W4372053344","https://openalex.org/W2988433590","https://openalex.org/W2891706772","https://openalex.org/W2144804944","https://openalex.org/W1999200533"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Our":[4],"work":[5],"alms":[6],"to":[7],"accelerate":[8],"FPGA":[9],"application":[10],"development":[11],"by":[12],"raising":[13],"the":[14,107,111],"level":[15],"of":[16,29,38,110,120],"abstraction":[17],"and":[18,126,130],"facilitating":[19],"design":[20],"reuse.":[21],"We":[22],"propose":[23],"a":[24,33,50,63,67,70,86,102],"solution":[25],"based":[26],"on":[27,59,66,85],"network":[28,37],"nodes,":[30,108],"communicating":[31],"using":[32,95],"packet-based":[34,90],"protocol.":[35],"This":[36,99],"nodes":[39,73,84],"is":[40,49,93],"known":[41],"as":[42],"customisable":[43],"modular":[44],"platform":[45],"(CMP).":[46],"A":[47],"node":[48],"computational":[51],"unit,":[52],"which":[53],"can":[54,74,81],"be":[55,82],"hardware":[56],"core":[57],"running":[58,65],"an":[60,96],"FPGA,":[61],"or":[62,69,79,115],"thread":[64],"processor":[68],"DSP.":[71],"Hardware":[72],"span":[75],"over":[76],"several":[77,83],"FPGAs":[78],"there":[80],"single":[87],"FPGA.":[88],"The":[89,117],"communication":[91,118],"protocol":[92,122],"implemented":[94],"interchangeable":[97],"interface.":[98],"interface":[100],"provides":[101],"seamless":[103],"data":[104],"interchange":[105],"between":[106],"independent":[109],"implementation":[112],"target":[113],"architecture":[114],"abstraction.":[116],"packets":[119],"this":[121],"include":[123],"control":[124],"information":[125],"data,":[127],"i.e.":[128],"header":[129],"payload.":[131]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}