{"id":"https://openalex.org/W2543729944","doi":"https://doi.org/10.1109/issoc.2004.1411146","title":"A low-noise fast-settling PLL frequency synthesizer for CDMA receivers","display_name":"A low-noise fast-settling PLL frequency synthesizer for CDMA receivers","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2543729944","doi":"https://doi.org/10.1109/issoc.2004.1411146","mag":"2543729944"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2004.1411146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109501341","display_name":"Shaojun Wu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shaojun Wu","raw_affiliation_strings":["Canada"],"affiliations":[{"raw_affiliation_string":"Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109501341"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4898,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89795503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.879653811454773},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8339446783065796},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7470670938491821},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6782624125480652},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6736960411071777},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5063866376876831},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5037240386009216},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.46908441185951233},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46393492817878723},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.43333104252815247},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4137043058872223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3679823875427246},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23721599578857422},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1753348708152771}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.879653811454773},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8339446783065796},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7470670938491821},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6782624125480652},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6736960411071777},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5063866376876831},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5037240386009216},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.46908441185951233},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46393492817878723},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.43333104252815247},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4137043058872223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3679823875427246},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23721599578857422},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1753348708152771},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2004.1411146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2004.1411146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Symposium on System-on-Chip, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1540771130","https://openalex.org/W1993386575","https://openalex.org/W2046641314","https://openalex.org/W2068308331","https://openalex.org/W2082211203","https://openalex.org/W2105128905","https://openalex.org/W2108370022","https://openalex.org/W2132914205","https://openalex.org/W2155933542","https://openalex.org/W2161403618","https://openalex.org/W2171563152","https://openalex.org/W6632243803","https://openalex.org/W6679646347"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2371350995","https://openalex.org/W2043438372","https://openalex.org/W2393391611","https://openalex.org/W2117349133","https://openalex.org/W2353586717","https://openalex.org/W2370926499","https://openalex.org/W2350523680","https://openalex.org/W2374761771","https://openalex.org/W2359366503"],"abstract_inverted_index":{"A":[0,44,75],"1.8-2":[1],"GHz":[2],"fully":[3],"integrated":[4],"CMOS":[5,93],"phase-locked-loop":[6],"(PLL)":[7],"frequency":[8,41,104,136],"synthesizer":[9,105,128],"for":[10],"CDMA":[11],"receivers":[12],"is":[13,53,65,85,129,141],"presented.":[14],"The":[15,55,119],"design":[16],"focuses":[17],"on":[18],"the":[19,31,36,39,62,70,82,102,127,138],"voltage":[20],"controlled":[21],"oscillator":[22],"(VCO)":[23],"and":[24,35,95,109,137],"loop":[25,83],"bandwidth":[26,84],"adaptation":[27],"technique,":[28],"which":[29],"determine":[30],"out-of-band":[32],"phase":[33,48,124],"noise":[34,49,125],"speed":[37],"of":[38,114,126],"PLL":[40,103],"synthesizer,":[42],"respectively.":[43],"low":[45,47],"power":[46],"bond":[50,71],"wire":[51,72],"VCO":[52],"proposed.":[54],"inductance":[56,73],"compensation":[57],"control":[58],"circuit":[59],"combined":[60],"with":[61],"switched-capacitor":[63],"array":[64],"used":[66],"to":[67],"automatically":[68],"compensate":[69],"variation.":[74],"novel":[76],"lock":[77],"detector":[78],"that":[79,123],"adoptively":[80],"controls":[81],"employed.":[86],"Implemented":[87],"in":[88],"a":[89,97,111],"0.18":[90],"/spl":[91,143],"mu/m":[92],"technology":[94],"at":[96,132],"1.8":[98],"V":[99],"supply":[100],"voltage,":[101],"dissipates":[106],"24":[107],"mW":[108],"occupies":[110],"chip":[112],"area":[113],"2.6":[115],"mm/spl":[116],"times/1.6":[117],"mm.":[118],"simulation":[120],"results":[121],"show":[122],"-122.6":[130],"dBc/Hz":[131],"1":[133],"MHz":[134],"offset":[135],"settling":[139],"time":[140],"70":[142],"mu/s.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}