{"id":"https://openalex.org/W2542883852","doi":"https://doi.org/10.1109/issoc.2003.1267747","title":"AVISPA: a massively parallel reconfigurable accelerator","display_name":"AVISPA: a massively parallel reconfigurable accelerator","publication_year":2004,"publication_date":"2004-05-13","ids":{"openalex":"https://openalex.org/W2542883852","doi":"https://doi.org/10.1109/issoc.2003.1267747","mag":"2542883852"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109210079","display_name":"J. Leijten","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Leijten","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033611049","display_name":"Gregory D. Burns","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Burns","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030551618","display_name":"Jos Huisken","orcid":"https://orcid.org/0000-0003-4692-2601"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Huisken","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012940176","display_name":"E. Waterlander","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Waterlander","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083274584","display_name":"Arnoud van der Wel","orcid":"https://orcid.org/0000-0002-9417-8533"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. van Wel","raw_affiliation_strings":["Silicon Hive, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Silicon Hive, Eindhoven, Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109210079"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5798,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.83622602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"165","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8437334299087524},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7998723983764648},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6859136819839478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5602228045463562},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.53285151720047},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5251662135124207},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5193135142326355},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.48796457052230835},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4600200057029724},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.42891842126846313},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3205898702144623},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2524641752243042}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8437334299087524},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7998723983764648},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6859136819839478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5602228045463562},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.53285151720047},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5251662135124207},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5193135142326355},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.48796457052230835},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4600200057029724},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.42891842126846313},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3205898702144623},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2524641752243042},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1482960371","https://openalex.org/W1603235298","https://openalex.org/W2026248113","https://openalex.org/W2117099910","https://openalex.org/W2144402443","https://openalex.org/W2166203884","https://openalex.org/W2346756768","https://openalex.org/W6636016509","https://openalex.org/W6681447717","https://openalex.org/W6704836821"],"related_works":["https://openalex.org/W2137567370","https://openalex.org/W4231704780","https://openalex.org/W2083794993","https://openalex.org/W352609212","https://openalex.org/W4200340037","https://openalex.org/W1511772879","https://openalex.org/W1988690899","https://openalex.org/W4379115841","https://openalex.org/W2157684086","https://openalex.org/W2609406488"],"abstract_inverted_index":{"Standards":[0],"and":[1,7,34,69,90,102,168],"market":[2],"uncertainties,":[3],"non-recurring":[4],"engineering":[5],"costs,":[6],"lack":[8],"of":[9,21,31,123,174],"access":[10],"to":[11,25,77,114],"(or":[12],"knowledge":[13],"of)":[14],"application":[15,146,175],"IP":[16],"requires":[17],"the":[18,67,75,121,137,150,155],"next":[19],"generation":[20,104],"embedded":[22,40],"computing":[23,41],"platforms":[24,42,80],"be":[26,111],"fully":[27,38,78],"programmable.":[28],"In":[29],"terms":[30],"silicon":[32],"cost":[33],"power,":[35],"practical":[36],"yet":[37],"programmable":[39,79],"are":[43],"enabled":[44],"by":[45],"reconfigurable":[46,59],"accelerators":[47],"that":[48,73],"replace":[49],"fixed":[50],"ASIC":[51],"coprocessors":[52],"in":[53,81,120,145],"current":[54],"standard":[55],"platforms.":[56],"The":[57,88],"AVISPA":[58,109],"accelerator":[60,89],"is":[61],"a":[62,98,107,172],"landmark":[63],"commercial":[64],"offering,":[65],"embodying":[66],"processor":[68,101],"compiler":[70],"design":[71],"technology":[72],"bridges":[74],"industry":[76],"applications":[82],"with":[83],"extreme":[84],"real-time":[85],"performance":[86],"requirements.":[87],"its":[91,160,165],"associated":[92],"programming":[93],"tools":[94],"were":[95],"created":[96],"using":[97],"propriety":[99],"automatic":[100],"tool":[103],"flow.":[105],"As":[106],"result":[108],"could":[110],"easily":[112],"tailored":[113],"achieve":[115],"high":[116],"computational":[117],"efficiency":[118],"(MOPS/W)":[119],"acceleration":[122],"critical":[124],"digital":[125],"signal":[126],"processing":[127],"kernels":[128,147],"for":[129,171],"software-defined":[130],"radio.":[131],"An":[132],"innovative":[133],"C-compiler,":[134],"generated":[135],"from":[136],"same":[138],"methodology,":[139],"aggressively":[140],"exploits":[141],"massive":[142],"instruction":[143],"parallelism":[144],"mapped":[148],"onto":[149],"core.":[151],"This":[152],"paper":[153],"explains":[154],"concepts":[156],"behind":[157],"AVISPA,":[158],"discusses":[159],"architecture,":[161],"gives":[162],"details":[163],"on":[164],"supporting":[166],"compiler,":[167],"provides":[169],"benchmarks":[170],"number":[173],"kernels.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}