{"id":"https://openalex.org/W2538018278","doi":"https://doi.org/10.1109/issoc.2003.1267734","title":"A system level IP integration methodology for fast SOC design","display_name":"A system level IP integration methodology for fast SOC design","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2538018278","doi":"https://doi.org/10.1109/issoc.2003.1267734","mag":"2538018278"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034624261","display_name":"M. Bocchi","orcid":"https://orcid.org/0009-0003-0559-0409"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"M. Bocchi","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091804277","display_name":"Cinzia Brunelli","orcid":"https://orcid.org/0000-0003-3905-1289"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"C. Brunelli","raw_affiliation_strings":["Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043089836","display_name":"C. De Bartolomeis","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. De Bartolomeis","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021451362","display_name":"L. Magagni","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Magagni","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034624261"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.7814172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6951224207878113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6562421321868896},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6226515769958496},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6175189018249512},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6123296022415161},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.606602668762207},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5974239110946655},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5553268790245056},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4576077163219452},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4175947904586792},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4173155426979065},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4140499234199524},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25517144799232483},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17334231734275818}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6951224207878113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6562421321868896},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6226515769958496},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6175189018249512},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6123296022415161},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.606602668762207},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5974239110946655},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5553268790245056},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4576077163219452},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4175947904586792},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4173155426979065},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4140499234199524},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25517144799232483},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17334231734275818},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1603717301","https://openalex.org/W2032882110","https://openalex.org/W2071738775","https://openalex.org/W2080199699","https://openalex.org/W2113576345","https://openalex.org/W2168361510","https://openalex.org/W2173674295","https://openalex.org/W2541103256","https://openalex.org/W4247613350","https://openalex.org/W4247934393","https://openalex.org/W6636251665","https://openalex.org/W6729297645"],"related_works":["https://openalex.org/W2002682434","https://openalex.org/W2102117846","https://openalex.org/W2035070505","https://openalex.org/W2534143559","https://openalex.org/W2119501389","https://openalex.org/W2094385921","https://openalex.org/W2096051567","https://openalex.org/W2538018278","https://openalex.org/W1519687374","https://openalex.org/W2141710608"],"abstract_inverted_index":{"In":[0,66],"the":[1,5,16,24,55,63,144,149,152,158],"system-on-chip":[2],"(SOC)":[3],"era,":[4],"growing":[6],"number":[7],"of":[8,18,84,110,140,157],"functionalities":[9],"included":[10],"on":[11,101],"a":[12,37,44,69,76,82,89,108,133,138],"single":[13],"chip":[14],"requires":[15],"development":[17],"new":[19,45],"design":[20,25,56,71,95],"methodologies":[21],"to":[22,39,50,60,78,131,142],"keep":[23],"complexity":[26],"under":[27],"control.":[28],"Intellectual":[29],"property":[30],"reuse":[31],"has":[32],"been":[33],"commonly":[34],"employed":[35],"as":[36,75],"technique":[38],"address":[40],"this":[41,67,79],"problem,":[42,80],"but":[43],"system-level":[46,125],"approach":[47],"is":[48,73],"needed":[49],"integrated":[51],"IP-reuse":[52],"methodology":[53],"in":[54,58],"flow,":[57],"order":[59],"speed":[61],"up":[62],"designer's":[64],"productivity.":[65],"paper,":[68],"SOC":[70,94],"platform":[72],"proposed":[74],"solution":[77],"providing":[81],"library":[83,99],"IP":[85,98],"reusable":[86],"blocks":[87],"and":[88,137,166],"high":[90],"level":[91],"tool":[92,136],"for":[93,161],"development.":[96],"An":[97],"based":[100],"AMBA":[102],"bus":[103],"architecture":[104],"was":[105,128],"built,":[106],"featuring":[107],"collection":[109],"devices":[111],"with":[112,116],"homogeneous":[113],"interfaces":[114],"described":[115],"VHDL":[117],"language":[118],"constructs":[119],"that":[120],"enable":[121],"hardware":[122,134],"configurability.":[123],"A":[124],"assembler":[126],"(SLA)":[127],"then":[129],"developed":[130],"provide":[132],"configuration":[135],"suite":[139],"utilities":[141],"support":[143],"designer":[145],"work.":[146],"Once":[147],"defined":[148],"system":[150],"structure,":[151],"SLA":[153],"allows":[154],"automatic":[155],"generation":[156],"environments":[159],"used":[160],"software":[162],"development,":[163],"simulation,":[164],"synthesis":[165],"verification":[167],"tasks.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}