{"id":"https://openalex.org/W2536430344","doi":"https://doi.org/10.1109/issoc.2003.1267727","title":"A driver load model for capacitive coupled on-chip interconnect buses","display_name":"A driver load model for capacitive coupled on-chip interconnect buses","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2536430344","doi":"https://doi.org/10.1109/issoc.2003.1267727","mag":"2536430344"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083163295","display_name":"Markus Tahedl","orcid":null},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"M. Tahedl","raw_affiliation_strings":["Department of Microelectronics, University of Ulm (EBS), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, University of Ulm (EBS), Germany","institution_ids":["https://openalex.org/I196349391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112793651","display_name":"H.-J. Pfleiderer","orcid":null},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-J. Pfleiderer","raw_affiliation_strings":["Department of Microelectronics, University of Ulm (EBS), Germany"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics, University of Ulm (EBS), Germany","institution_ids":["https://openalex.org/I196349391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083163295"],"corresponding_institution_ids":["https://openalex.org/I196349391"],"apc_list":null,"apc_paid":null,"fwci":0.6583,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74220234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7843725681304932},{"id":"https://openalex.org/keywords/admittance","display_name":"Admittance","score":0.7810350656509399},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.61448073387146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.547142744064331},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.5105026960372925},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5072409510612488},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48248958587646484},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.45632505416870117},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.45247000455856323},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44419509172439575},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35578081011772156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27651843428611755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25243785977363586},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.24763494729995728},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2101755440235138},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1877707839012146},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10606905817985535},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08266851305961609}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7843725681304932},{"id":"https://openalex.org/C108811297","wikidata":"https://www.wikidata.org/wiki/Q214518","display_name":"Admittance","level":3,"score":0.7810350656509399},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.61448073387146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.547142744064331},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.5105026960372925},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5072409510612488},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48248958587646484},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.45632505416870117},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.45247000455856323},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44419509172439575},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35578081011772156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27651843428611755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25243785977363586},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.24763494729995728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2101755440235138},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1877707839012146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10606905817985535},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08266851305961609},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2069162780","https://openalex.org/W2101987243","https://openalex.org/W2122608783","https://openalex.org/W2133276614","https://openalex.org/W2142475299","https://openalex.org/W2153157578","https://openalex.org/W4245501382"],"related_works":["https://openalex.org/W2200472972","https://openalex.org/W2768092448","https://openalex.org/W2895758062","https://openalex.org/W2048683560","https://openalex.org/W2044770004","https://openalex.org/W1966070768","https://openalex.org/W1994341348","https://openalex.org/W1629988628","https://openalex.org/W2953512238","https://openalex.org/W4387574169"],"abstract_inverted_index":{"An":[0],"analytical":[1],"model":[2,29,70,91],"is":[3,18,42,86],"derived":[4],"for":[5,75],"capacitive":[6],"coupled":[7],"on-chip":[8],"interconnect":[9,36,82],"buses.":[10],"If":[11],"an":[12],"estimation":[13],"of":[14,54,59,79],"the":[15,20,27,35,50,55,60,69,76,90],"wire":[16],"length":[17],"available,":[19],"driver":[21,77],"output":[22],"can":[23],"be":[24],"estimated":[25],"using":[26],"load":[28,41,78],"and":[30],"take":[31],"coupling":[32],"effects":[33],"on":[34,49],"tree":[37],"into":[38],"account.":[39],"The":[40],"modeled":[43],"as":[44],"/spl":[45],"pi/-network":[46],"which":[47],"depends":[48],"first":[51],"three":[52],"moments":[53],"exact":[56],"admittance":[57],"function":[58],"bus":[61,83],"system.":[62],"Simulations":[63],"with":[64],"specterS":[65],"have":[66],"shown,":[67],"that":[68,89],"represents":[71],"a":[72,80],"good":[73],"approximation":[74],"distributed":[81],"tree.":[84],"It":[85],"proven":[87],"mathematically":[88],"remains":[92],"passive.":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}