{"id":"https://openalex.org/W2543878428","doi":"https://doi.org/10.1109/issoc.2003.1267721","title":"xICU - in interrupt control unit for a configurable DSP core","display_name":"xICU - in interrupt control unit for a configurable DSP core","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2543878428","doi":"https://doi.org/10.1109/issoc.2003.1267721","mag":"2543878428"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066905407","display_name":"Christian Panis","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Panis","raw_affiliation_strings":["Carinthia Tech Institute, Austria"],"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084878395","display_name":"J. Hohl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"J. Hohl","raw_affiliation_strings":["Infineon Technologies, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062073918","display_name":"H. Gruenbacher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Gruenbacher","raw_affiliation_strings":["Carinthia Tech Institute, Austria"],"affiliations":[{"raw_affiliation_string":"Carinthia Tech Institute, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066905407"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.30157902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9688270092010498},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.8466999530792236},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7600291967391968},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7169426083564758},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6120674014091492},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.567833423614502},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4775972366333008},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.46146586537361145},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4297226667404175},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42954176664352417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4018281102180481},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3535134196281433}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9688270092010498},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.8466999530792236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7600291967391968},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7169426083564758},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6120674014091492},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.567833423614502},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4775972366333008},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.46146586537361145},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4297226667404175},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42954176664352417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4018281102180481},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3535134196281433},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1505763147","https://openalex.org/W1577093684","https://openalex.org/W2167233996","https://openalex.org/W2484178388","https://openalex.org/W2725179571"],"related_works":["https://openalex.org/W2391783641","https://openalex.org/W3022243336","https://openalex.org/W4243198198","https://openalex.org/W2505033426","https://openalex.org/W4231875098","https://openalex.org/W2193907850","https://openalex.org/W2230841028","https://openalex.org/W2109690896","https://openalex.org/W1210742939","https://openalex.org/W3023320523"],"abstract_inverted_index":{"Increasing":[0],"complexity":[1],"of":[2,70,85,110,114,125,152],"SoC":[3],"applications":[4,17],"leads":[5],"to":[6,26,44,91,97,106,121],"a":[7,33,36,77,150,153],"strong":[8],"demand":[9],"on":[10,30],"powerful":[11],"software":[12],"programmable":[13],"embedded":[14],"cores.":[15],"Low-cost":[16],"do":[18],"not":[19],"allow":[20],"adding":[21],"more":[22],"than":[23],"one":[24],"core":[25],"the":[27,31,68,86,93,108,111,123,132],"application.":[28],"Depending":[29],"application":[32,99],"DSP":[34,41,79,155],"or":[35],"microcontroller":[37,50],"is":[38,104,149],"used.":[39],"Therefore":[40],"cores":[42],"have":[43],"handle":[45],"interrupts":[46],"typically":[47],"served":[48],"by":[49],"sub-systems":[51],"also":[52],"with":[53],"low":[54,140],"latency":[55,138],"and":[56,62,120,139],"small":[57],"overhead":[58,141],"concerning":[59],"cycle":[60],"count":[61],"code":[63],"density.":[64],"This":[65],"paper":[66],"describes":[67],"architecture":[69],"an":[71,98],"ICU":[72,87],"(interrupt":[73,145],"control":[74,109],"unit)":[75],"for":[76,142],"configurable":[78,154],"core.":[80,156],"The":[81],"main":[82],"architectural":[83],"features":[84],"can":[88],"be":[89],"configured":[90],"reduce":[92],"consumed":[94],"silicon":[95],"area":[96],"specific":[100],"optimum.":[101],"Priority":[102],"morphing":[103],"introduced":[105],"enable":[107],"execution":[112],"order":[113],"pending":[115],"interrupt":[116,126,137],"sources":[117],"during":[118],"run-time":[119],"prevent":[122],"loss":[124],"information.":[127],"A":[128],"smooth":[129],"integration":[130],"into":[131],"program":[133],"sequencer":[134],"allows":[135],"short":[136],"serving":[143],"ISRs":[144],"service":[146],"routines).":[147],"xICU":[148],"part":[151]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}