{"id":"https://openalex.org/W2539352587","doi":"https://doi.org/10.1109/issoc.2003.1267720","title":"A C-based algorithm development flow for a reconfigurable processor architecture","display_name":"A C-based algorithm development flow for a reconfigurable processor architecture","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2539352587","doi":"https://doi.org/10.1109/issoc.2003.1267720","mag":"2539352587"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036265618","display_name":"Carlo Chiesa","orcid":"https://orcid.org/0000-0003-0634-013X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Chiesa","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083656325","display_name":"Andrea Lodi","orcid":"https://orcid.org/0000-0001-9269-633X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Lodi","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057024890","display_name":"Mihai Filip TOMA","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Toma","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["ARCES University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":4.7709,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.95082967,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9069602489471436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8080673813819885},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7590987682342529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5374508500099182},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5303167700767517},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.529296875},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5287185311317444},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48577025532722473},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45681700110435486},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4411667585372925},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4381272792816162},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4327962398529053},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4256385862827301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42086061835289},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4157450497150421},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41488009691238403},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.388350248336792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34158313274383545},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1275450587272644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09218338131904602}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9069602489471436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8080673813819885},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7590987682342529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5374508500099182},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5303167700767517},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.529296875},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5287185311317444},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48577025532722473},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45681700110435486},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4411667585372925},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4381272792816162},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4327962398529053},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4256385862827301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42086061835289},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4157450497150421},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41488009691238403},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.388350248336792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34158313274383545},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1275450587272644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09218338131904602},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2003.1267720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:25629","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/25629/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W204342094","https://openalex.org/W1511688816","https://openalex.org/W1514615033","https://openalex.org/W1523051745","https://openalex.org/W1974169079","https://openalex.org/W2013286553","https://openalex.org/W2030922743","https://openalex.org/W2042276850","https://openalex.org/W2063306466","https://openalex.org/W2076639376","https://openalex.org/W2080199699","https://openalex.org/W2090068045","https://openalex.org/W2128602802","https://openalex.org/W2134441275","https://openalex.org/W2136179493","https://openalex.org/W2148911285","https://openalex.org/W2155430240","https://openalex.org/W2166295031","https://openalex.org/W2168569016","https://openalex.org/W2171697422","https://openalex.org/W2173674295","https://openalex.org/W2179148191","https://openalex.org/W3146150975","https://openalex.org/W4242532423","https://openalex.org/W4243538171","https://openalex.org/W4247613350","https://openalex.org/W6670818855","https://openalex.org/W6678876518"],"related_works":["https://openalex.org/W2562747857","https://openalex.org/W2164026451","https://openalex.org/W2018918827","https://openalex.org/W2123760103","https://openalex.org/W2518412471","https://openalex.org/W2148099609","https://openalex.org/W1833231962","https://openalex.org/W1481647668","https://openalex.org/W4200599950","https://openalex.org/W2802197431"],"abstract_inverted_index":{"Reconfigurable":[0],"processors":[1],"are":[2],"an":[3],"appealing":[4],"option":[5],"to":[6,122,129],"achieve":[7],"high":[8,32],"performance":[9,119],"and":[10,90,124],"low":[11],"energy":[12,125],"consumption":[13,126],"in":[14,31],"digital":[15],"signal":[16],"processing,":[17],"but":[18],"their":[19],"utilization":[20],"often":[21],"involves":[22],"hardware":[23,64],"issues":[24],"not":[25],"usual":[26],"for":[27,43,67,86,93,103],"algorithm":[28,40],"developers":[29],"proficient":[30],"level":[33],"languages.":[34],"This":[35],"paper":[36],"presents":[37],"a":[38,45,55,60,105,111],"C-based":[39],"development":[41],"flow":[42,73,81,100],"XiRisc,":[44],"reconfigurable":[46],"processor":[47,88],"architecture":[48],"targeted":[49],"at":[50],"embedded":[51,95],"systems,":[52],"that":[53],"couples":[54],"VLIW":[56],"risc":[57],"core":[58,89],"with":[59],"custom":[61],"designed":[62],"programmable":[63,96],"unit":[65],"optimized":[66],"being":[68],"programmed":[69],"starting":[70],"from":[71,78],"data":[72],"graph":[74],"(DFG)":[75],"descriptions.":[76],"Starting":[77],"C-language,":[79],"the":[80,87,94],"produces":[82],"both":[83],"executable":[84],"codes":[85],"configuration":[91],"bits":[92],"unit.":[97],"The":[98],"proposed":[99],"was":[101],"utilized":[102],"implementing":[104],"set":[106],"of":[107],"DSP":[108],"algorithms":[109],"on":[110],"prototypal":[112],"0.18":[113],"/spl":[114],"mu/m":[115],"XiRisc":[116],"test-chip":[117],"obtaining":[118],"speed-ups":[120],"up":[121,128],"10x":[123],"reduction":[127],"75%.":[130]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}