{"id":"https://openalex.org/W2536776482","doi":"https://doi.org/10.1109/issoc.2003.1267718","title":"Implementing user and application specific algorithms within IP-methodology: a coarse-grain-approach","display_name":"Implementing user and application specific algorithms within IP-methodology: a coarse-grain-approach","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2536776482","doi":"https://doi.org/10.1109/issoc.2003.1267718","mag":"2536776482"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111402130","display_name":"T. Ristim\u00e4ki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"T. Ristimaki","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Nurmi","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111402130"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.2317,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67242272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.773133397102356},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6505481004714966},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6435911655426025},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5889597535133362},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5506064295768738},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5409151315689087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4655877351760864},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.463589608669281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45512884855270386},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4276978373527527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33649927377700806},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32660213112831116},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07614648342132568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.773133397102356},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6505481004714966},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6435911655426025},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5889597535133362},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5506064295768738},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5409151315689087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4655877351760864},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.463589608669281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45512884855270386},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4276978373527527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33649927377700806},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32660213112831116},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07614648342132568},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W13221847","https://openalex.org/W1893733296","https://openalex.org/W1952752187","https://openalex.org/W1996360405","https://openalex.org/W2004814164","https://openalex.org/W2049858457","https://openalex.org/W2083868341","https://openalex.org/W2104449965","https://openalex.org/W2116453623","https://openalex.org/W2122992089","https://openalex.org/W2124569501","https://openalex.org/W2137332180","https://openalex.org/W2146421115","https://openalex.org/W2147419146","https://openalex.org/W2149518767","https://openalex.org/W2157554125","https://openalex.org/W2163558621","https://openalex.org/W2165099691","https://openalex.org/W3143533263","https://openalex.org/W4232836212","https://openalex.org/W4237773356","https://openalex.org/W6640953490","https://openalex.org/W6662781404"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W2098218272","https://openalex.org/W4244547561","https://openalex.org/W4236317272","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W2121535159","https://openalex.org/W4252515496","https://openalex.org/W2101467546"],"abstract_inverted_index":{"The":[0],"method":[1,59],"for":[2],"designing":[3],"application":[4],"specific":[5],"algorithms":[6],"on":[7,70,95],"IP-methodology":[8],"is":[9,60,68,76],"presented.":[10],"Two":[11],"well":[12],"known":[13],"VLSI":[14],"design":[15,18,30],"methods,":[16],"IP-based":[17],"methodology":[19],"and":[20,39,62,91],"coarse":[21],"grain":[22],"computing,":[23],"are":[24],"combined":[25],"making":[26],"it":[27,75,84],"possible":[28],"to":[29,40,86],"a":[31,63],"complete":[32],"chip":[33,46],"(i.e.":[34],"system-on-a-chip)":[35],"from":[36],"IP":[37,93],"blocks":[38],"change":[41],"the":[42,45,53,57,73,88],"functionality":[43],"of":[44,56],"after":[47],"manufacturing":[48],"even":[49],"dynamically.":[50],"In":[51,72],"addition":[52],"actual":[54],"implementation":[55],"presented":[58,89],"shown":[61,77],"modern":[64,79],"computation":[65],"intensive":[66],"algorithm":[67],"mapped":[69],"it.":[71],"results":[74],"that":[78],"silicon":[80],"technologies":[81],"already":[82],"make":[83],"realistic":[85],"use":[87],"programmable":[90],"configurable":[92],"block":[94],"SoC.":[96]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}