{"id":"https://openalex.org/W2541108043","doi":"https://doi.org/10.1109/issoc.2003.1267715","title":"SoC platform architecture for a network processor","display_name":"SoC platform architecture for a network processor","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2541108043","doi":"https://doi.org/10.1109/issoc.2003.1267715","mag":"2541108043"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089107330","display_name":"H. Ghattas","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"H. Ghattas","raw_affiliation_strings":["Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109992225","display_name":"M. Mbaye","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Mbaye","raw_affiliation_strings":["Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019026044","display_name":"J.P. Bissou","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Pepga Bissou","raw_affiliation_strings":["Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Y. Savaria","raw_affiliation_strings":["Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ecole Polytechnique Montreal, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089107330"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78180869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9684000015258789,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7552520036697388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.68572998046875},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.5778890252113342},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5533648133277893},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5530887842178345},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5375646352767944},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5136751532554626},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49337640404701233},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4664653539657593},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4642442464828491},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.43535125255584717},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.4318024814128876},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.42631927132606506},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3580840528011322},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34724438190460205},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16664373874664307},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.1568470597267151}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7552520036697388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.68572998046875},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.5778890252113342},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5533648133277893},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5530887842178345},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5375646352767944},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5136751532554626},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49337640404701233},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4664653539657593},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4642442464828491},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.43535125255584717},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.4318024814128876},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42631927132606506},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3580840528011322},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34724438190460205},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16664373874664307},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.1568470597267151},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2003.1267715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:25895","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/25895/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W4230027260","https://openalex.org/W6633127185","https://openalex.org/W6812044529"],"related_works":["https://openalex.org/W2128523353","https://openalex.org/W2291648581","https://openalex.org/W1556003661","https://openalex.org/W2107644726","https://openalex.org/W2406856881","https://openalex.org/W4393141157","https://openalex.org/W2135392303","https://openalex.org/W3004013051","https://openalex.org/W2109260609","https://openalex.org/W4401998835"],"abstract_inverted_index":{"Network":[0],"processing":[1],"devices":[2],"emerged":[3],"as":[4],"a":[5,24,44,62,70,81,90],"result":[6],"of":[7,23,98],"the":[8,96],"growing":[9],"demand":[10],"for":[11,69,80],"enhanced,":[12],"flexible":[13],"next":[14],"generation":[15],"communication":[16],"services.":[17],"Vendors":[18],"are":[19],"increasingly":[20],"in":[21],"need":[22],"network":[25],"processor":[26,93],"solution":[27,68],"that":[28,47],"allows":[29],"meeting":[30],"bandwidth":[31],"requirements":[32],"and":[33,52],"new":[34],"features":[35],"while":[36],"shortening":[37],"time-to-market.":[38],"This":[39,59],"research":[40],"aims":[41],"at":[42,95],"implementing":[43],"SoC":[45,82],"platform":[46,83],"could":[48],"support":[49],"high":[50],"throughput":[51],"low":[53],"latency":[54],"real":[55],"time":[56],"video":[57],"streaming.":[58],"paper":[60],"explores":[61],"hardware/software":[63],"system":[64],"on":[65],"chip":[66],"(SoC)":[67],"protocol":[71],"conversion":[72],"application.":[73],"A":[74],"methodology":[75],"to":[76],"develop":[77],"an":[78],"architecture":[79],"will":[84],"be":[85],"discussed.":[86],"We":[87],"also":[88],"present":[89],"custom":[91],"embedded":[92],"used":[94],"core":[97],"our":[99],"platform.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}