{"id":"https://openalex.org/W2532122090","doi":"https://doi.org/10.1109/issoc.2003.1267713","title":"CTL based DFT solution to accelerate design to test development for system on chip devices","display_name":"CTL based DFT solution to accelerate design to test development for system on chip devices","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2532122090","doi":"https://doi.org/10.1109/issoc.2003.1267713","mag":"2532122090"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065669855","display_name":"Salvatore Talluto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Talluto","raw_affiliation_strings":["Synopsys, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065669855"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.29557615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"43","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ctl*","display_name":"CTL*","score":0.9561207294464111},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6686658263206482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6177446246147156},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5117006301879883},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48877713084220886},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44352179765701294},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4158497452735901},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3406559228897095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3390165865421295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1624530553817749},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15264058113098145}],"concepts":[{"id":"https://openalex.org/C147969180","wikidata":"https://www.wikidata.org/wiki/Q5014579","display_name":"CTL*","level":4,"score":0.9561207294464111},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6686658263206482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6177446246147156},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5117006301879883},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48877713084220886},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44352179765701294},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4158497452735901},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3406559228897095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3390165865421295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1624530553817749},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15264058113098145},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C154317977","wikidata":"https://www.wikidata.org/wiki/Q376266","display_name":"Cytotoxic T cell","level":3,"score":0.0},{"id":"https://openalex.org/C202751555","wikidata":"https://www.wikidata.org/wiki/Q221681","display_name":"In vitro","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1978339999","https://openalex.org/W2502691491","https://openalex.org/W2360400548","https://openalex.org/W3142211975","https://openalex.org/W2384601745","https://openalex.org/W2537171119","https://openalex.org/W4312076519","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2367495590"],"abstract_inverted_index":{"In":[0],"this":[1],"presentation,":[2],"we":[3],"will":[4],"explain":[5],"how":[6],"CTL":[7,27,63,95],"has":[8,28],"been":[9,29],"designed":[10,30],"as":[11,52],"a":[12,23,53],"very":[13,50],"rich":[14],"and":[15,42,81,101,107],"powerful":[16],"language":[17],"that":[18],"can":[19,83],"be":[20,85],"leveraged":[21],"in":[22,87],"DFT":[24,91],"solution.":[25],"While":[26],"with":[31,70,77],"the":[32,39,43,57,61,71,104,111],"primary":[33],"focus":[34],"of":[35,99],"communicating":[36],"information":[37],"between":[38],"core":[40,105],"providers":[41],"SoC":[44,112],"test":[45,108],"integrators,":[46],"it":[47],"is":[48],"showing":[49],"useful":[51],"communication":[54],"mechanism":[55],"form":[56],"EDA":[58,90],"world":[59],"to":[60],"ATE.":[62],"does":[64],"not":[65],"only":[66],"support":[67],"cores":[68],"tested":[69],"standard":[72],"scan":[73,100],"approach;":[74],"IP":[75],"blocks":[76],"embedded":[78],"logic":[79],"BIST":[80,102],"memories":[82],"also":[84],"described":[86],"CTL.":[88],"An":[89],"solution":[92],"based":[93],"on":[94],"enables":[96],"full":[97],"automation":[98],"at":[103,110],"level":[106],"integration":[109],"level.":[113]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}