{"id":"https://openalex.org/W2540625862","doi":"https://doi.org/10.1109/issoc.2003.1267705","title":"SOC logic development using configurable, application-specific processors","display_name":"SOC logic development using configurable, application-specific processors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2540625862","doi":"https://doi.org/10.1109/issoc.2003.1267705","mag":"2540625862"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048830815","display_name":"Chris Rowen","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Rowen","raw_affiliation_strings":["Tensilica, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002671833","display_name":"Steve Leibson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Leibson","raw_affiliation_strings":["Tensilica, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Tensilica, Inc., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048830815"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29896907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7463058233261108},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6477031111717224},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.640617847442627},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5263981819152832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5196377038955688},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4328695237636566},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39957618713378906}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7463058233261108},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6477031111717224},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.640617847442627},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5263981819152832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5196377038955688},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4328695237636566},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39957618713378906},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267705","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2098419840","https://openalex.org/W1748531671","https://openalex.org/W2119122672","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106"],"abstract_inverted_index":{"SOCs":[0],"solve":[1],"complex,":[2],"data-intensive":[3],"application":[4],"problems":[5],"by":[6],"delivering":[7],"high":[8,23],"performance,":[9],"good":[10],"power-efficiency,":[11],"and":[12,25,36],"tight":[13],"functional":[14],"integration.":[15],"Application-specific":[16],"processors":[17],"deliver":[18],"a":[19],"potent":[20],"combination":[21],"of":[22],"performance":[24],"programmability":[26],"for":[27],"designing":[28],"SOC":[29],"logic":[30],"blocks,":[31],"which":[32],"reduces":[33],"design":[34],"effort":[35],"risk":[37],"when":[38],"compared":[39],"with":[40],"RTL":[41],"block-design":[42],"techniques.":[43]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}