{"id":"https://openalex.org/W7133341094","doi":"https://doi.org/10.1109/isscc49663.2026.11409305","title":"Powering the AI Supercycle: Design for AI and AI for Design","display_name":"Powering the AI Supercycle: Design for AI and AI for Design","publication_year":2026,"publication_date":"2026-02-15","ids":{"openalex":"https://openalex.org/W7133341094","doi":"https://doi.org/10.1109/isscc49663.2026.11409305"},"language":null,"primary_location":{"id":"doi:10.1109/isscc49663.2026.11409305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49663.2026.11409305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109226835","display_name":"Anirudh Devgan","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anirudh Devgan","raw_affiliation_strings":["Cadence,San Jose,CA"],"affiliations":[{"raw_affiliation_string":"Cadence,San Jose,CA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109226835"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.93964111,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"26","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13308","display_name":"Cybernetics and Technology in Society","score":0.04050000011920929,"subfield":{"id":"https://openalex.org/subfields/1207","display_name":"History and Philosophy of Science"},"field":{"id":"https://openalex.org/fields/12","display_name":"Arts and Humanities"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T13308","display_name":"Cybernetics and Technology in Society","score":0.04050000011920929,"subfield":{"id":"https://openalex.org/subfields/1207","display_name":"History and Philosophy of Science"},"field":{"id":"https://openalex.org/fields/12","display_name":"Arts and Humanities"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10883","display_name":"Ethics and Social Impacts of AI","score":0.033900000154972076,"subfield":{"id":"https://openalex.org/subfields/3311","display_name":"Safety Research"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T13904","display_name":"Artificial Intelligence Applications","score":0.030899999663233757,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.7105000019073486},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6739000082015991},{"id":"https://openalex.org/keywords/orchestration","display_name":"Orchestration","score":0.6482999920845032},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.45170000195503235},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.37119999527931213},{"id":"https://openalex.org/keywords/silicon-valley","display_name":"Silicon valley","score":0.3474000096321106},{"id":"https://openalex.org/keywords/big-data","display_name":"Big data","score":0.33980000019073486},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.3352999985218048}],"concepts":[{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.7105000019073486},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6739000082015991},{"id":"https://openalex.org/C199168358","wikidata":"https://www.wikidata.org/wiki/Q3367000","display_name":"Orchestration","level":3,"score":0.6482999920845032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6323999762535095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4839000105857849},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4661000072956085},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.45170000195503235},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.37950000166893005},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.37119999527931213},{"id":"https://openalex.org/C2984737752","wikidata":"https://www.wikidata.org/wiki/Q163820","display_name":"Silicon valley","level":3,"score":0.3474000096321106},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.33980000019073486},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.3352999985218048},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.32120001316070557},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3197999894618988},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.3165999948978424},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31459999084472656},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29089999198913574},{"id":"https://openalex.org/C2780440489","wikidata":"https://www.wikidata.org/wiki/Q5227278","display_name":"Data-driven","level":2,"score":0.28999999165534973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2888000011444092},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2833999991416931},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.26739999651908875},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2603999972343445},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.257099986076355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49663.2026.11409305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49663.2026.11409305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4411244250","https://openalex.org/W4415003690"],"related_works":[],"abstract_inverted_index":{"The":[0],"AI":[1,68,127],"supercycle":[2],"is":[3,29],"rapidly":[4],"increasing":[5],"demand":[6],"for":[7,88,119],"compute":[8],"performance":[9],"and":[10,52,75,82,99,107],"scalability":[11],"across":[12],"all":[13],"levels,":[14],"from":[15],"data":[16,113],"centers":[17],"to":[18,31,72,111],"edge":[19],"devices.":[20],"By":[21],"2030,":[22],"the":[23,97,120,123],"semiconductor":[24],"total":[25],"addressable":[26],"market":[27],"(TAM)":[28],"projected":[30],"reach":[32],"<tex":[33,41],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[34,42],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.2\\":[35],"\\mathrm{T}$</tex>":[36],"with":[37],"electronic":[38],"systems":[39],"at":[40],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$5.2\\":[43],"\\mathrm{T}$</tex>.":[44],"With":[45],"silicon":[46,74,110],"designs":[47],"surpassing":[48],"200":[49],"billion":[50],"transistors":[51],"chiplet-based":[53],"architectures":[54],"becoming":[55],"common,":[56],"traditional":[57],"electronic-design-automation":[58],"(EDA)":[59],"workflows":[60],"are":[61,117],"insufficient.":[62],"This":[63],"plenary":[64],"discusses":[65],"how":[66],"agentic":[67],"can":[69],"be":[70],"applied":[71],"complex":[73],"system":[76],"design":[77],"tasks":[78],"through":[79],"multi-agent":[80],"orchestration":[81],"iterative":[83],"reasoning,":[84],"outlining":[85],"a":[86],"framework":[87],"its":[89],"use":[90],"in":[91],"EDA":[92],"solutions,":[93],"highlighting":[94],"some":[95],"of":[96,109,126],"challenges,":[98],"exploring":[100],"future":[101],"directions.":[102],"From":[103],"optimizing":[104],"power,":[105],"performance,":[106],"area":[108],"managing":[112],"centers,":[114],"AI-powered":[115],"solutions":[116],"critical":[118],"engineers":[121],"designing":[122],"next":[124],"generation":[125],"infrastructure.":[128]},"counts_by_year":[],"updated_date":"2026-03-05T07:30:30.508283","created_date":"2026-03-04T00:00:00"}