{"id":"https://openalex.org/W7133323536","doi":"https://doi.org/10.1109/isscc49663.2026.11409184","title":"A 1.2GHz 12.77GB/s/mm <sup>2</sup> 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications","display_name":"A 1.2GHz 12.77GB/s/mm <sup>2</sup> 3D Two-DRAM-One-Logic Process-Near-Memory Chip for Edge LLM Applications","publication_year":2026,"publication_date":"2026-02-15","ids":{"openalex":"https://openalex.org/W7133323536","doi":"https://doi.org/10.1109/isscc49663.2026.11409184"},"language":null,"primary_location":{"id":"doi:10.1109/isscc49663.2026.11409184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49663.2026.11409184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001092162","display_name":"Y. Charles Cao","orcid":"https://orcid.org/0000-0001-5476-221X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yue Cao","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127961830","display_name":"Jinghao Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinghao Jiang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104252970","display_name":"Haijun Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haijun Jiang","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128001451","display_name":"Qian Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qian Zhang","raw_affiliation_strings":["Zhangjiang Laboratory,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory,Shanghai,China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127904337","display_name":"Xuanzhi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuanzhi Liu","raw_affiliation_strings":["Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122968172","display_name":"Jinhui Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinhui Cheng","raw_affiliation_strings":["Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033332935","display_name":"Zhongze Han","orcid":"https://orcid.org/0009-0004-2953-971X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongze Han","raw_affiliation_strings":["Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034848028","display_name":"Xiping Jiang","orcid":"https://orcid.org/0009-0004-0269-8753"},"institutions":[{"id":"https://openalex.org/I4210148388","display_name":"Xi'an UniIC Semiconductors (China)","ror":"https://ror.org/04c99ac72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210148388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiping Jiang","raw_affiliation_strings":["Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I4210148388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127878970","display_name":"Fengguo Zuo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148388","display_name":"Xi'an UniIC Semiconductors (China)","ror":"https://ror.org/04c99ac72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210148388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fengguo Zuo","raw_affiliation_strings":["Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I4210148388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127966395","display_name":"Song Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148388","display_name":"Xi'an UniIC Semiconductors (China)","ror":"https://ror.org/04c99ac72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210148388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Wang","raw_affiliation_strings":["Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I4210148388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026808971","display_name":"Fujun Bai","orcid":"https://orcid.org/0000-0002-7971-5986"},"institutions":[{"id":"https://openalex.org/I4210148388","display_name":"Xi'an UniIC Semiconductors (China)","ror":"https://ror.org/04c99ac72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210148388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fujun Bai","raw_affiliation_strings":["Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I4210148388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128012255","display_name":"Yixin Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148388","display_name":"Xi'an UniIC Semiconductors (China)","ror":"https://ror.org/04c99ac72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210148388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yixin Guo","raw_affiliation_strings":["Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an UniIC Semiconductors,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I4210148388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063861198","display_name":"Chunmeng Dou","orcid":"https://orcid.org/0000-0003-2192-9655"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunmeng Dou","raw_affiliation_strings":["Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101691460","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0001-9581-993X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hangbing Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hangbing Lv","raw_affiliation_strings":["Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics of the Chinese Academy of Sciences,Beijing,China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128001706","display_name":"Qi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Liu","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5127999278","display_name":"Ming Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Liu","raw_affiliation_strings":["Fudan University,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"524","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.42730000615119934,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.42730000615119934,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.35100001096725464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.06019999831914902,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4399999976158142},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.38760000467300415},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.38440001010894775},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.35089999437332153},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3199000060558319},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.3001999855041504},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.2939000129699707},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.28790000081062317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5501000285148621},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4399999976158142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40779998898506165},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.38760000467300415},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.38440001010894775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3569999933242798},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.35089999437332153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.350600004196167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3239000141620636},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3199000060558319},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.3001999855041504},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.2939000129699707},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2921000123023987},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28790000081062317},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2847999930381775},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.2581999897956848},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2574999928474426},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.25519999861717224},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49663.2026.11409184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49663.2026.11409184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.760111927986145,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1046382549","display_name":null,"funder_award_id":"62488101,62222119,62025406","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2896090304","https://openalex.org/W2982008795","https://openalex.org/W3134274954"],"related_works":[],"abstract_inverted_index":{"A":[0],"high-bandwidth-density":[1],"<tex":[2,11,18],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3,12,19],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(12.77":[4],"\\text{GB}":[5],"/":[6,8,15,22],"\\mathrm{s}":[7],"\\text{mm}^{2})$</tex>":[9,16],"high-memory-density":[10],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(99.4":[13],"\\text{Mb}":[14],"low-energy-consumption":[17],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(0.67":[20],"\\text{pJ}":[21],"\\mathrm{b})$</tex>":[23],"3D":[24,47],"PNM":[25],"design":[26,35],"that":[27,40],"operates":[28],"at":[29],"1.2":[30],"GHz":[31],"is":[32],"presented.":[33],"The":[34],"adopts":[36],"a":[37,45],"two-DRAM-one-logic":[38],"architecture":[39],"enables":[41],"near-DRAM":[42],"computing":[43],"through":[44],"high-density":[46],"integration":[48],"path,":[49],"reducing":[50],"memory-access":[51],"latency":[52],"by":[53,61],"up":[54,62],"to":[55,63],"93%":[56],"and":[57],"GEMM":[58],"execution":[59],"time":[60],"98%,":[64],"demonstrating":[65],"strong":[66],"potential":[67],"for":[68],"edge-LLM":[69],"workloads.":[70]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-03-04T00:00:00"}