{"id":"https://openalex.org/W4408183556","doi":"https://doi.org/10.1109/isscc49661.2025.10904736","title":"29.5 A 3nm 3.6GHz Dual-Port SRAM with Backend-RC Optimization and a Far-End Write-Assist Scheme","display_name":"29.5 A 3nm 3.6GHz Dual-Port SRAM with Backend-RC Optimization and a Far-End Write-Assist Scheme","publication_year":2025,"publication_date":"2025-02-16","ids":{"openalex":"https://openalex.org/W4408183556","doi":"https://doi.org/10.1109/isscc49661.2025.10904736"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49661.2025.10904736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056816964","display_name":"Wei-Chang Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chang Zhao","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094136710","display_name":"Kinshuk Khare","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kinshuk Khare","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043557166","display_name":"Yi-Hsin Nien","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hsin Nien","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101652889","display_name":"Chih\u2010Yu Lin","orcid":"https://orcid.org/0000-0003-4661-4131"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yu Lin","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111268959","display_name":"C.Y. Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Han Lin","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shan-Ru Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shan-Ru Liao","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535651","display_name":"Kenta Torigoe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kenta Torigoe","raw_affiliation_strings":["TSMC Design Technology Japan,Osaka,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Osaka,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113204722","display_name":"Shiqi Xia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shirleen Xia","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["TSMC Design Technology Japan,Yokohama,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC Design Technology Japan,Yokohama,Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yao-Yi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Yi Lin","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111294816","display_name":"J.J. Liaw","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhon-Jhy Liaw","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043405308","display_name":"Yen-Huei Chen","orcid":"https://orcid.org/0000-0002-9254-5256"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Huei Chen","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102320565","display_name":"Hung-Jen Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Jen Liao","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":15,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5352,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63620784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"500","last_page":"502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6969603300094604},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6746894121170044},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6214776039123535},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5417585372924805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.504226803779602},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26172709465026855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.236039400100708},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19086596369743347},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08399990200996399},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.05988767743110657}],"concepts":[{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6969603300094604},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6746894121170044},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6214776039123535},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5417585372924805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.504226803779602},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26172709465026855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.236039400100708},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19086596369743347},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08399990200996399},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.05988767743110657},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49661.2025.10904736","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904736","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1862469596","https://openalex.org/W2049520384","https://openalex.org/W2091808869","https://openalex.org/W2150179059","https://openalex.org/W2162335740","https://openalex.org/W2752340955","https://openalex.org/W2789777840","https://openalex.org/W2921026208","https://openalex.org/W3005875844","https://openalex.org/W3015213341","https://openalex.org/W6749117767"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123"],"abstract_inverted_index":{"Dual-port":[0],"(DP)":[1],"SRAM":[2],"offer":[3],"simultaneous":[4],"read":[5,17],"and":[6,13,18,62,99,129,159,177,211,216],"write":[7,19],"operation":[8,213],"with":[9,83,121],"two":[10,22],"asynchronous":[11],"clocks,":[12],"can":[14],"realize":[15,108],"higher":[16,32],"bandwidth":[20],"from":[21],"different":[23],"clock":[24],"frequency":[25],"domains":[26],"[1]\u2013[5].":[27],"However,":[28],"design":[29,119,145,169],"complexity":[30],"is":[31,138],"than":[33],"for":[34,125,133],"a":[35,75,79,173,192],"single-port":[36],"(SP)":[37],"SRAM,":[38],"when":[39],"considering":[40],"worst-case":[41],"operation.":[42],"In":[43,70],"addition,":[44],"resistance":[45,61],"degradation,":[46],"caused":[47],"by":[48],"process":[49,81],"scaling,":[50],"becomes":[51,199],"more":[52],"severe":[53],"in":[54,66,78,95,184],"leading-edge":[55],"technology":[56,82],"nodes,":[57],"we":[58,73,150,171],"must":[59],"consider":[60,153],"capacitance":[63],"(RC)":[64],"impact":[65],"the":[67,96,104,126,134,181,185],"circuit":[68],"design.":[69],"this":[71],"paper,":[72],"report":[74],"20kb":[76],"DP-SRAM":[77,88,97,105],"3nm":[80],"<tex":[84,122,130,154,160,196],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[85,123,131,155,161,197],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$0.052\\cup":[86],"\\mathrm{m}^{2}$</tex>":[87],"cell.":[89],"Increased":[90],"design-technology":[91],"co-optimization":[92],"(DTCO)":[93],"opportunities":[94],"cell":[98,135],"its":[100],"peripheral":[101,127],"circuitry":[102],"enable":[103],"macro":[106],"to":[107,113,140,152,180],"better":[109],"area":[110],"scaling":[111],"compared":[112],"SP-SRAM.":[114],"Although":[115],"an":[116,178],"array":[117,136],"dual-rail":[118],"(ADR)":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{v}_{\\text{DI}}$</tex>":[124],"region":[128,137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{v}_{\\text{DDM}}$</tex>":[132],"used":[139],"enhance":[141],"energy":[142],"efficiency,":[143],"additional":[144],"considerations":[146],"are":[147],"required":[148],"because":[149],"need":[151],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{V}_{\\text{DD}}":[156],"&gt;":[157],"\\mathrm{V}_{\\text{DDM}}$</tex>":[158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{V}_{\\text{DDM}}":[162],"&lt;":[163],"\\mathrm{V}_{\\text{DD}}$</tex>":[164],"conditions.":[165],"To":[166],"overcome":[167],"these":[168],"challenges,":[170],"introduce":[172],"far-end":[174],"write-assist":[175],"scheme":[176,183],"update":[179],"wakeup":[182],"power":[186],"management":[187],"circuitry.":[188],"Measurement":[189],"results":[190],"show":[191],"minimum":[193],"operating":[194],"voltage":[195],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(\\mathrm{V}_{\\mathrm{M}1\\mathrm{N}})$</tex>":[198],"495mV":[200],"at":[201,204,214,218],"95%":[202],"yield":[203],"-40\u00b0C.":[205,219],"We":[206],"also":[207],"observed":[208],"2.02,":[209],"2.64":[210],"3.6GHz":[212],"0.7,0.8":[215],"1.0V":[217]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}