{"id":"https://openalex.org/W4408183204","doi":"https://doi.org/10.1109/isscc49661.2025.10904657","title":"29.2 A $\\boldsymbol{0.021}\\boldsymbol{\\mu}\\mathbf{m^{2}}$ High-Density SRAM in Intel-18A-RibbonFET Technology with PowerVia-Backside Power Delivery","display_name":"29.2 A $\\boldsymbol{0.021}\\boldsymbol{\\mu}\\mathbf{m^{2}}$ High-Density SRAM in Intel-18A-RibbonFET Technology with PowerVia-Backside Power Delivery","publication_year":2025,"publication_date":"2025-02-16","ids":{"openalex":"https://openalex.org/W4408183204","doi":"https://doi.org/10.1109/isscc49661.2025.10904657"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49661.2025.10904657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108150784","display_name":"Xiaofei Wang","orcid":"https://orcid.org/0000-0003-1489-196X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaofei Wang","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101688825","display_name":"Yusung Kim","orcid":"https://orcid.org/0000-0002-4051-3789"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yusung Kim","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535539","display_name":"Gwang Hyeon Baek","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwang Hyeon Baek","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094136749","display_name":"Kunal Girish Bannore","orcid":"https://orcid.org/0009-0003-8954-3350"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kunal Girish Bannore","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112177563","display_name":"Kamlesh Dave","orcid":"https://orcid.org/0009-0003-0861-8892"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushal Dave","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535540","display_name":"Arash Joushaghani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arash Joushaghani","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015587195","display_name":"Nam-Soo Kang","orcid":"https://orcid.org/0009-0003-7517-7820"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Narae Kang","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109256005","display_name":"Myoung Sam Ko","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minwoo Ko","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077144575","display_name":"Anandkumar Mahadevan Pillai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anandkumar Mahadevan Pillai","raw_affiliation_strings":["Intel,Santa Clara,CA"],"affiliations":[{"raw_affiliation_string":"Intel,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535538","display_name":"Hema Chandra Prakash Movva","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hema Chandra Prakash Movva","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009547029","display_name":"Gyusung Park","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gyusung Park","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047548892","display_name":"Muktadir Rahman","orcid":"https://orcid.org/0000-0001-5152-8276"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muktadir Rahman","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045556792","display_name":"Srinivas Subramaniam","orcid":"https://orcid.org/0009-0004-5478-2228"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seenivasan Subramaniam","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020148365","display_name":"Vinay Vashishtha","orcid":"https://orcid.org/0000-0001-6017-6399"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinay Vashishtha","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100773000","display_name":"Yang Teng","orcid":"https://orcid.org/0000-0002-6582-6167"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Teng Yang","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric A Karl","raw_affiliation_strings":["Intel,Hillsboro,OR"],"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":17,"corresponding_author_ids":["https://openalex.org/A5108150784"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.7141,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.92601728,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"494","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6680288910865784},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5459607243537903},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4433683454990387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21471473574638367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12083965539932251},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.08746695518493652}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6680288910865784},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5459607243537903},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4433683454990387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21471473574638367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12083965539932251},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.08746695518493652}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49661.2025.10904657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2789659455","https://openalex.org/W3134817854","https://openalex.org/W4313203552","https://openalex.org/W4385192500","https://openalex.org/W4385192573"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W3084825885","https://openalex.org/W2298861036","https://openalex.org/W2271181815"],"abstract_inverted_index":{"The":[0,53,89],"accelerating":[1],"pursuit":[2],"of":[3,71,104],"high-performance":[4],"and":[5,15,32,61,85,111,144,151,180,225],"energy-efficient":[6],"computing":[7],"drives":[8],"recent":[9],"breakthroughs":[10],"in":[11,18,38,49],"both":[12,178],"semiconductor":[13],"devices":[14],"power-delivery":[16],"schemes":[17],"advanced":[19],"process":[20],"technologies.":[21],"This":[22],"paper":[23],"presents":[24],"industry's":[25],"first":[26],"volume":[27],"silicon":[28],"validated":[29],"high-current":[30],"(HCC)":[31],"high-density":[33],"(HDC)":[34],"6T":[35],"SRAM":[36,79,140,219],"implemented":[37],"a":[39,185,198],"RibbonFET":[40,54,139,153],"technology":[41,48,55,91],"incorporating":[42],"backside":[43,103],"power":[44,99,109],"delivery":[45,100],"using":[46,135,216],"PowerVia":[47,90],"the":[50,68,72,102,105,119,137,166,191],"peripheral":[51,126,227],"circuits.":[52],"offers":[56],"better":[57],"performance":[58,84],"per":[59],"watt":[60],"improved":[62,158],"density;":[63],"it":[64],"also":[65],"allows":[66],"for":[67,82,98,149],"flexible":[69],"adjustment":[70],"effective":[73],"transistor":[74,80],"width":[75],"to":[76,122,130,172,205,209],"achieve":[77],"optimal":[78],"sizing":[81],"power,":[83],"<tex":[86,159,192,200,210],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[87,160,168,193,201,211],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{V}_{\\text{MIN}}$</tex>.":[88],"[1]\u2013[3]":[92],"features":[93],"low":[94],"resistance":[95],"metal":[96],"layers":[97],"on":[101,118],"wafer":[106],"that":[107,176],"reduces":[108],"droop":[110],"frees":[112],"up":[113],"additional":[114,226],"signal":[115],"routing":[116],"resources":[117],"frontside":[120],"interconnects":[121],"enable":[123],"more":[124],"efficient":[125],"circuit":[127,228],"design.":[128],"Compared":[129],"similar":[131],"designs":[132,175],"[3],":[133],"[4]":[134],"FinFETs,":[136],"proposed":[138],"design":[141],"achieves":[142],"0.77x":[143],"0.88x":[145],"bitcell":[146],"area":[147],"scaling":[148],"HCC":[150,154],"HDC.":[152],"measurements":[155],"demonstrate":[156],"an":[157,217],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{V}_{\\text{MIN}}$</tex>":[161,202],"without":[162],"assist":[163,182,190],"circuitry":[164],"at":[165],"90<sup":[167],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>":[169],"percentile,":[170],"compared":[171,204],"prior":[173,206],"FinFET-based":[174],"required":[177],"read":[179],"write":[181,189],"circuitry.":[183],"With":[184],"negative":[186],"bitline":[187],"(NBL)":[188],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$34.3\\text{Mb}/\\text{mm}^{2}$</tex>":[194],"HDC":[195,218],"array":[196,223],"demonstrates":[197],"68mV":[199],"improvement,":[203],"designs.":[207],"Up":[208],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$38.1\\":[212],"\\text{Mb}/\\text{mm}^{2}$</tex>":[213],"is":[214],"achieved":[215],"with":[220],"larger":[221],"bit":[222],"configuration":[224],"compaction.":[229]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3}],"updated_date":"2025-12-28T23:10:05.387466","created_date":"2025-10-10T00:00:00"}