{"id":"https://openalex.org/W4408182241","doi":"https://doi.org/10.1109/isscc49661.2025.10904627","title":"A 38Mb/mm<sup>2</sup> 380/540mV Dual-Rail SRAM in 3nm-FinFET Technology","display_name":"A 38Mb/mm<sup>2</sup> 380/540mV Dual-Rail SRAM in 3nm-FinFET Technology","publication_year":2025,"publication_date":"2025-02-16","ids":{"openalex":"https://openalex.org/W4408182241","doi":"https://doi.org/10.1109/isscc49661.2025.10904627"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49661.2025.10904627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071792287","display_name":"Harold Pilo","orcid":"https://orcid.org/0009-0002-6782-965X"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harold Pilo","raw_affiliation_strings":["Synopsys,Williston,VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Williston,VT","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062553607","display_name":"J. Barth","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Barth","raw_affiliation_strings":["Synopsys,Williston,VT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Williston,VT","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535282","display_name":"Kapil Dev Dwivedi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kapil Dev Dwivedi","raw_affiliation_strings":["Synopsys,Noida,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Noida,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100354178","display_name":"Peter Lee","orcid":"https://orcid.org/0000-0002-3898-8881"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Lee","raw_affiliation_strings":["Synopsys,Sunnyvale,CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Sunnyvale,CA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011583960","display_name":"Vikram Kumar","orcid":"https://orcid.org/0000-0001-8113-9765"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vikram Kumar","raw_affiliation_strings":["Synopsys,Noida,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Noida,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116535283","display_name":"Prasanna Nalawar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prasanna Nalawar","raw_affiliation_strings":["Synopsys,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Bangalore,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yogeshbhai Patel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yogeshbhai Patel","raw_affiliation_strings":["Synopsys,Noida,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Noida,India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046606003","display_name":"Shailendra Sharad","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shailendra Sharad","raw_affiliation_strings":["Synopsys,Noida,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Noida,India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108874404","display_name":"Shakti Singh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shakti Singh","raw_affiliation_strings":["Synopsys,Noida,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Noida,India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":17.3521,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.99201041,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"498","last_page":"500"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8315498232841492},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5929490327835083},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5490808486938477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36757463216781616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3348604440689087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23242804408073425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17949965596199036}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8315498232841492},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5929490327835083},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5490808486938477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36757463216781616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3348604440689087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23242804408073425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17949965596199036},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49661.2025.10904627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49661.2025.10904627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2791748601","https://openalex.org/W3015213341","https://openalex.org/W3048906546","https://openalex.org/W4286571776","https://openalex.org/W4385213884","https://openalex.org/W4385223676"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2793465010","https://openalex.org/W2915176329","https://openalex.org/W2208608937","https://openalex.org/W2120018824"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,32,121,155],"3nm-FinFET":[4],"high-density":[5],"SRAM":[6,23,30,39,61,66,87,137],"compiler":[7,138],"with":[8,102,124],"an":[9,110,115,129],"interface":[10,24],"dual-rail":[11,98],"(IDR)":[12],"architecture":[13,46],"to":[14,19,27,42,50,142],"enable":[15],"SoC":[16,73,150],"operation":[17],"down":[18],"380mV,":[20],"the":[21,36,48,55,65,80,103],"lowest":[22,71,81],"voltage":[25],"reported":[26,41],"date.":[28,43],"The":[29,44,136],"achieves":[31],"density":[33,40],"of":[34,97],"38Mb/mm2,":[35],"highest":[37],"1-port":[38],"lOR":[45,104],"enables":[47],"SRAM${V}_{{DD}}$interface":[49],"go":[51],"as":[52,54,154],"low":[53],"shared":[56,156],"SoC${V}_{{DD}}$standard":[57],"logic,":[58],"unrestricted":[59],"by":[60,78],"internal":[62],"operations":[63],"or":[64,89],"bitcell":[67],"array":[68],"supply":[69],"voltage,${V}_{{DDA}}$The":[70],"possible":[72,82],"power":[74],"can":[75,146],"be":[76,147],"achieved":[77],"supporting":[79],"standard":[83],"logic":[84],"operational${V}_{{DDMIN}}$without":[85],"impacting":[86],"functionality":[88],"yield.":[90],"level-shifting":[91],"performance":[92],"and":[93,119,128,133],"area":[94],"penalties":[95],"typical":[96],"designs":[99],"are":[100],"minimized":[101],"architecture.":[105],"Key":[106],"design":[107],"features":[108],"include":[109],"extended-range":[111],"level":[112],"shifter":[113],"(ERLS),":[114],"integrated":[116,130],"input":[117],"latch":[118,132],"ERLS,":[120],"clock":[122],"buffer":[123],"hig${h}$-voltage":[125],"level-shift":[126],"bypass,":[127],"output":[131],"level-shifter":[134],"(LS).":[135],"generates":[139],"instances":[140],"up":[141],"1.3Mb":[143],"capacity,":[144],"which":[145],"used":[148],"for":[149],"memory":[151],"applications":[152],"such":[153],"multi-CPU":[157],"L3-data":[158],"cache.":[159]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}