{"id":"https://openalex.org/W4392745581","doi":"https://doi.org/10.1109/isscc49657.2024.10454462","title":"10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS Fractional-N PLL with Suppression of Fractional, Horn, and Wandering Spurs","display_name":"10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS Fractional-N PLL with Suppression of Fractional, Horn, and Wandering Spurs","publication_year":2024,"publication_date":"2024-02-18","ids":{"openalex":"https://openalex.org/W4392745581","doi":"https://doi.org/10.1109/isscc49657.2024.10454462"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49657.2024.10454462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058028927","display_name":"Michael Peter Kennedy","orcid":"https://orcid.org/0000-0003-3242-1056"},"institutions":[{"id":"https://openalex.org/I4210099932","display_name":"National Microelectronics Applications Centre (Ireland)","ror":"https://ror.org/012k6p920","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210099932"]},{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Michael Peter Kennedy","raw_affiliation_strings":["University College Dublin,Dublin,Ireland","Microelectronic Circuits Centre Ireland, Dublin, Ireland","University College Dublin, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, Dublin, Ireland","institution_ids":["https://openalex.org/I4210099932"]},{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037688288","display_name":"Valerio Mazzaro","orcid":"https://orcid.org/0000-0002-2512-550X"},"institutions":[{"id":"https://openalex.org/I4210099932","display_name":"National Microelectronics Applications Centre (Ireland)","ror":"https://ror.org/012k6p920","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210099932"]},{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Valerio Mazzaro","raw_affiliation_strings":["University College Dublin,Dublin,Ireland","Microelectronic Circuits Centre Ireland, Dublin, Ireland","University College Dublin, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Microelectronic Circuits Centre Ireland, Dublin, Ireland","institution_ids":["https://openalex.org/I4210099932"]},{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023667759","display_name":"Stefano Tulisi","orcid":"https://orcid.org/0000-0002-2182-7846"},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Stefano Tulisi","raw_affiliation_strings":["Analog Devices,Limerick,Ireland","Analog Devices, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices,Limerick,Ireland","institution_ids":["https://openalex.org/I4210156925"]},{"raw_affiliation_string":"Analog Devices, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108210195","display_name":"Miche\u00e1l Scully","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Miche\u00e1l Scully","raw_affiliation_strings":["Analog Devices,Limerick,Ireland","Analog Devices, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices,Limerick,Ireland","institution_ids":["https://openalex.org/I4210156925"]},{"raw_affiliation_string":"Analog Devices, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039114899","display_name":"Niall McDermott","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Niall McDermott","raw_affiliation_strings":["Analog Devices,Limerick,Ireland","Analog Devices, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices,Limerick,Ireland","institution_ids":["https://openalex.org/I4210156925"]},{"raw_affiliation_string":"Analog Devices, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018350147","display_name":"J. T. Breslin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"James Breslin","raw_affiliation_strings":["Analog Devices,Limerick,Ireland","Analog Devices, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices,Limerick,Ireland","institution_ids":["https://openalex.org/I4210156925"]},{"raw_affiliation_string":"Analog Devices, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5058028927"],"corresponding_institution_ids":["https://openalex.org/I100930933","https://openalex.org/I4210099932"],"apc_list":null,"apc_paid":null,"fwci":2.6516,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89972865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"194","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.9165692329406738},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7500048875808716},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.623069167137146},{"id":"https://openalex.org/keywords/french-horn","display_name":"French horn","score":0.49514904618263245},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4288980960845947},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39929550886154175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36200612783432007},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24392426013946533},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1909642517566681},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1558106243610382},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.1296728253364563},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.06963995099067688},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06711950898170471}],"concepts":[{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.9165692329406738},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7500048875808716},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.623069167137146},{"id":"https://openalex.org/C152076505","wikidata":"https://www.wikidata.org/wiki/Q1126540","display_name":"French horn","level":2,"score":0.49514904618263245},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4288980960845947},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39929550886154175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36200612783432007},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24392426013946533},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1909642517566681},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1558106243610382},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.1296728253364563},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.06963995099067688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06711950898170471}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49657.2024.10454462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2740751239","https://openalex.org/W3134627429","https://openalex.org/W3135783513","https://openalex.org/W4290989745"],"related_works":["https://openalex.org/W2242079364","https://openalex.org/W2121182846","https://openalex.org/W2317410790","https://openalex.org/W191859820","https://openalex.org/W2504787585","https://openalex.org/W2152768744","https://openalex.org/W2155789024","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2326560183"],"abstract_inverted_index":{"Fractional-N":[0],"PLLs":[1,43,79],"are":[2,190],"plagued":[3],"by":[4,16,158],"spurs":[5,32,85],"that":[6,73,175],"result":[7],"from":[8],"interaction":[9],"between":[10,77,128,206],"the":[11,17,20,26,35,39,54,125,129,132,143,167,185,204],"shaped":[12],"quantization":[13,178,213],"noise":[14],"introduced":[15],"controller":[18,94],"of":[19,111,124,131],"feedback":[21],"divider":[22,40,93],"and":[23,58,80,134,151,154,187,215],"non-linearities":[24],"in":[25,67,95],"loop.":[27],"In":[28,137,162,180],"addition":[29],"to":[30,38],"fixed":[31,48],"associated":[33],"with":[34],"fractional":[36],"input":[37],"controller,":[41],"fractional-N":[42,97],"can":[44,86],"also":[45],"exhibit":[46],"(i)":[47],"spurs,":[49],"whose":[50,119],"positions":[51],"depend":[52],"on":[53],"initial":[55],"phase":[56,75,147],"setting,":[57],"(ii)":[59],"moving":[60],"or":[61],"\u201cwandering\u201d":[62],"spurs.":[63],"These":[64],"become":[65],"important":[66],"applications":[68,82],"such":[69],"as":[70,90,102],"phased":[71],"arrays":[72],"require":[74],"offsets":[76],"multiple":[78],"radar":[81],"where":[83],"wandering":[84],"be":[87],"wrongly":[88],"interpreted":[89],"targets.":[91],"The":[92,108,208],"a":[96,103,114,122,138,146,152,159,171,177,197],"PLL":[98,141,165],"is":[99,113,121,155,169],"commonly":[100],"implemented":[101],"digital":[104],"delta-sigma":[105],"modulator":[106],"(D\u0394\u03a3M).":[107],"principal":[109],"source":[110],"non-linearity":[112],"time-interval":[115],"measurement":[116],"subsystem":[117],"(TIMS),":[118],"output":[120],"measure":[123],"time":[126],"interval":[127],"edges":[130,189],"reference":[133],"feedback-divider":[135],"signals.":[136],"charge-pump":[139],"(CP)":[140],"(CP-PLL),":[142],"TIMS":[144,168],"comprises":[145],"frequency":[148],"detector":[149],"(PFD)":[150],"CP":[153],"typically":[156],"characterized":[157],"smooth":[160],"non-linearity.":[161,179],"an":[163,211],"all-digital":[164],"(ADPLL),":[166],"usually":[170,191],"time-to-digital":[172],"converter":[173,200],"(TDC)":[174],"introduces":[176,210],"bangbang":[181],"(BB)":[182],"BB":[183],"PLLs,":[184],"ref":[186],"div":[188],"brought":[192],"into":[193],"closer":[194],"alignment":[195],"using":[196],"multibit":[198],"digital-to-time":[199],"(DTC)":[201],"before":[202],"measuring":[203],"difference":[205],"them.":[207],"DTC":[209],"additional":[212],"mismatch":[214],"other":[216],"non-linearities.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":5}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}