{"id":"https://openalex.org/W4392746396","doi":"https://doi.org/10.1109/isscc49657.2024.10454388","title":"10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fs<sub>rms</sub> Integrated Jitter and \u2212252.4dB FoM","display_name":"10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fs<sub>rms</sub> Integrated Jitter and \u2212252.4dB FoM","publication_year":2024,"publication_date":"2024-02-18","ids":{"openalex":"https://openalex.org/W4392746396","doi":"https://doi.org/10.1109/isscc49657.2024.10454388"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49657.2024.10454388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055194098","display_name":"Michele Rossoni","orcid":"https://orcid.org/0009-0005-2684-8549"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Rossoni","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010409811","display_name":"Simone M. Dartizio","orcid":"https://orcid.org/0000-0001-5983-5609"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone Mattia Dartizio","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035434717","display_name":"Francesco Tesolin","orcid":"https://orcid.org/0000-0002-9743-5726"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Tesolin","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082358586","display_name":"Giacomo Castoro","orcid":"https://orcid.org/0000-0002-8963-1575"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Castoro","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048525484","display_name":"Riccardo Dell\u2019Orto","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Dell\u2019Orto","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Leonardo Lacaita","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":29.6669,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.99913304,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"188","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8955796957015991},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5327878594398499},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4473315477371216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42108750343322754},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2360682487487793},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1927047073841095}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8955796957015991},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5327878594398499},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4473315477371216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42108750343322754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2360682487487793},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1927047073841095},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isscc49657.2024.10454388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1269140","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1269140","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W2577476579","https://openalex.org/W2921886179","https://openalex.org/W3134627429","https://openalex.org/W3135783513","https://openalex.org/W3135892526","https://openalex.org/W4221034770","https://openalex.org/W4360605445","https://openalex.org/W4360605781","https://openalex.org/W4376133980"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"Advanced":[0],"wireless":[1],"transceivers":[2],"exploit":[3],"high-order":[4],"modulation":[5],"schemes":[6],"to":[7,83],"increase":[8],"data-rates":[9],"and":[10,32,63,86,173,252],"call":[11],"for":[12,166],"high-spectral-purity":[13],"frequency":[14],"synthesizers.":[15],"To":[16],"serve":[17],"this":[18],"purpose,":[19],"a":[20,36,43,90,126,140,162,195,211,219,247,253],"fractional-N":[21,240],"PLL":[22,80,242],"that":[23,189],"removes":[24],"the":[25,30,60,79,97,109,115,145,148,153,186,200,203,208,230],"time":[26],"quantization":[27],"error":[28],"between":[29],"reference":[31],"divider":[33],"signals":[34],"through":[35],"digital-to-time":[37],"converter":[38],"(DTC)":[39],"can":[40],"be":[41],"used,":[42],"technique":[44],"which":[45,151,228],"is":[46,94,106,135,235],"now":[47],"widespread":[48],"among":[49],"high-performance":[50],"PLLs":[51],"(Fig.":[52,129],"10.1.1":[53,130],"top)":[54],"[1].":[55],"However,":[56],"non-idealities,":[57],"such":[58],"as":[59,70,223],"DTC":[61,92,100,164,168,183,220,226],"non-linearity":[62,122],"noise,":[64],"degrade":[65],"spectral":[66],"purity,":[67],"appearing":[68],"either":[69],"fractional":[71,248],"spurs":[72],"or":[73],"higher":[74,167],"in-band":[75],"phase":[76,169],"noise":[77,170],"in":[78,180,237],"spectrum.":[81],"Thanks":[82],"its":[84,104],"simplicity":[85],"superior":[87],"power-jitter":[88,213],"trade-off,":[89],"variable-slope":[91,225],"(VS-DTC)":[93],"one":[95],"of":[96,114,147,202,210,250],"most":[98],"used":[99],"topologies":[101],"[2\u20135].":[102],"Unfortunately,":[103],"linearity":[105,165,192],"affected":[107],"by":[108,138,193],"slope-dependent":[110],"propagation":[111],"delay,":[112],"$T_{2}$,":[113],"output":[116,146,204],"stage.":[117],"This":[118,158,216],"causes":[119],"an":[120,181,238],"integral":[121],"$(":[123,171],"{DTC}_{INL})$":[124],"with":[125],"downward":[127],"concavity":[128],"bottom-left)":[131],"[6].":[132],"The":[133,233],"${DTC}_{INL}$":[134],"typically":[136],"improved":[137],"adding":[139],"fixed":[141],"capacitance,":[142],"$C_{FIX},$":[143],"at":[144,199,207],"first":[149],"stage,":[150],"reduces":[152],"voltage":[154,197],"slope":[155,198],"variation":[156],"[4].":[157],"method":[159],"essentially":[160],"trades":[161],"better":[163,191],"{DTC}_{PN})$":[172],"power":[174],"consumption.":[175],"A":[176],"similar":[177],"trade-off":[178],"exists":[179],"alternative":[182],"architecture,":[184],"i.e.,":[185],"constant-slope":[187],"DTC,":[188],"achieves":[190],"keeping":[194],"constant":[196],"input":[201],"stage":[205],"[6]":[206],"cost":[209],"worse":[212],"product":[214],"[5].":[215],"work":[217],"introduces":[218],"topology,":[221],"denoted":[222],"reverse-concavity":[224],"(RCVS-DTC),":[227],"breaks":[229],"power-jitter-vs-linearity":[231],"trade-off.":[232],"concept":[234],"demonstrated":[236],"8.75GHz":[239],"digital":[241],"achieving":[243],"57.3fs":[244],"integrated":[245],"jitter,":[246],"spur":[249],"\u221263.4dBc,":[251],"\u2212252.4dB":[254],"FoM.":[255]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":19},{"year":2024,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2024-03-14T00:00:00"}