{"id":"https://openalex.org/W4392739457","doi":"https://doi.org/10.1109/isscc49657.2024.10454355","title":"22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking","display_name":"22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking","publication_year":2024,"publication_date":"2024-02-18","ids":{"openalex":"https://openalex.org/W4392739457","doi":"https://doi.org/10.1109/isscc49657.2024.10454355"},"language":"en","primary_location":{"id":"doi:10.1109/isscc49657.2024.10454355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074486260","display_name":"Amy Whitcombe","orcid":"https://orcid.org/0000-0002-7188-7628"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amy Whitcombe","raw_affiliation_strings":["Intel,Santa Clara,CA","Intel, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078845675","display_name":"Somnath Kundu","orcid":"https://orcid.org/0000-0002-5891-7968"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Kundu","raw_affiliation_strings":["Intel,Hillsboro,OR","AMD, Hillsboro, OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"AMD, Hillsboro, OR","institution_ids":[]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021788502","display_name":"Hariprasad Chandrakumar","orcid":"https://orcid.org/0000-0003-0758-5534"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hariprasad Chandrakumar","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066915898","display_name":"Abhishek Agrawal","orcid":"https://orcid.org/0000-0002-7882-1461"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhishek Agrawal","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102808031","display_name":"Thomas W. Brown","orcid":"https://orcid.org/0000-0001-5245-0132"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas Brown","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059114871","display_name":"Steven Callender","orcid":"https://orcid.org/0000-0002-8121-673X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Callender","raw_affiliation_strings":["Intel,Fort Collins,CO","Intel, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Fort Collins,CO","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Fort Collins, CO","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059381050","display_name":"Brent Carlton","orcid":"https://orcid.org/0000-0003-4542-4715"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Carlton","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065695022","display_name":"Stefano Pellerano","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stefano Pellerano","raw_affiliation_strings":["Intel,Hillsboro,OR","Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Hillsboro,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8891,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.90870982,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"392","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.6932573914527893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5442221164703369},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.5052173733711243},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43827682733535767},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.428041011095047},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38951343297958374},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30581212043762207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17578071355819702}],"concepts":[{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.6932573914527893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5442221164703369},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.5052173733711243},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43827682733535767},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.428041011095047},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38951343297958374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30581212043762207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17578071355819702},{"id":"https://openalex.org/C19417346","wikidata":"https://www.wikidata.org/wiki/Q7922","display_name":"Pedagogy","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc49657.2024.10454355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc49657.2024.10454355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W4291653258","https://openalex.org/W4313476588","https://openalex.org/W4360605433","https://openalex.org/W4360606417","https://openalex.org/W6791456305","https://openalex.org/W6851118511"],"related_works":["https://openalex.org/W2084086966","https://openalex.org/W2023861399","https://openalex.org/W2730915376","https://openalex.org/W2626306547","https://openalex.org/W2021396365","https://openalex.org/W2394134009","https://openalex.org/W2119515433","https://openalex.org/W2009561238","https://openalex.org/W1340065","https://openalex.org/W3041553740"],"abstract_inverted_index":{"Fast,":[0],"low-power":[1],"ADCs":[2,41,86,130,145],"with":[3,181,223,238,259],"$\\sim":[4,68],"5":[5],"-6$":[6],"effective":[7],"bits":[8],"of":[9,15,109,152],"resolution":[10],"are":[11,42],"a":[12,89,164,170,174,182,188,195,221,230,260],"key":[13],"element":[14],"50+Gb/s":[16],"links,":[17],"which":[18,71,125],"often":[19,52],"use":[20],"DSP-based":[21],"equalization":[22],"to":[23,35,46,63,74,97,120,128,155,186,192,210,234],"compensate":[24],"for":[25,263],"high":[26],"channel":[27],"loss":[28],"and":[29,77,123,140,173,216,228,252,255],"high-order":[30],"modulation":[31],"schemes":[32],"(e.g.":[33],"PAM-4)":[34],"push":[36],"link":[37],"speed.":[38],"Voltage-domain":[39],"SAR":[40,197],"commonly":[43],"time-interleaved":[44],"(TI)":[45],"reach":[47],"these":[48],"speeds":[49],"[1\u20132]":[50],"but":[51],"require":[53],"calibration-intensive":[54],"techniques":[55],"such":[56],"as":[57,169],"multi-comparator":[58],"loop-unrolling":[59],"[2]":[60],"or":[61,117],"pipelining":[62],"increase":[64],"sub-ADC":[65],"speed":[66,150,193],"beyond":[67],"1$":[69],"GS/s,":[70],"is":[72,126],"critical":[73],"reduce":[75],"area":[76],"improve":[78,200],"bandwidth":[79],"by":[80],"lowering":[81],"capacitive":[82,110],"input":[83,225,251],"load.":[84],"Time-domain":[85],"can":[87,147],"offer":[88],"fast":[90],"($\\gt3{\\mathrm{GS/s}}$),":[91],"energy":[92],"efficient":[93],"[3]":[94],"alternative":[95],"well-suited":[96],"deeply":[98],"scaled":[99],"CMOS":[100,244],"implementation.":[101],"However,":[102],"reliance":[103],"on":[104],"matched":[105],"gate":[106],"delays":[107],"instead":[108],"weights":[111],"either":[112],"requires":[113],"power-hungry":[114],"phase":[115],"interpolation":[116],"increases":[118],"sensitivity":[119],"PVT":[121],"variation":[122],"mismatch,":[124],"detrimental":[127],"TI":[129,213],"that":[131],"need":[132],"robust":[133],"performance":[134],"from":[135],"all":[136],"sub-ADCs.":[137],"Hybrid":[138],"voltage":[139,226],"time":[141],"domain":[142],"$(":[143],"\\mathrm{V}+\\mathrm{T})$":[144],"[4\u20136]":[146],"bring":[148],"the":[149,207,212],"advantages":[151],"time-domain":[153],"operation":[154],"voltage-domain":[156],"ADCs.":[157],"As":[158],"in":[159,161,179],"[4\u20135],":[160],"this":[162,204],"work":[163,205],"voltage-to-time":[165],"converter":[166,176,184],"(VTC)":[167],"acts":[168],"high-speed":[171],"buffer":[172],"time-to-digital":[175],"(TDC)":[177],"operates":[178],"parallel":[180],"time-to-voltage":[183],"(TVC)":[185],"generate":[187],"coarse":[189],"signal":[190],"estimate":[191],"up":[194],"single-comparator":[196],"ADC.":[198],"To":[199],"upon":[201],"prior":[202],"art,":[203],"uses":[206],"hybrid":[208],"architecture":[209],"optimize":[211],"ADC":[214],"floorplan":[215],"enhances":[217],"reliability":[218],"through":[219],"(1)":[220],"VTC":[222],"common-mode":[224],"tracking":[227],"(2)":[229],"merged":[231],"flash":[232],"TDC+TVC":[233],"guarantee":[235],"TDC":[236],"monotonicity":[237],"low":[239],"added":[240],"power.":[241],"The":[242],"22nm":[243],"prototype":[245],"consumes":[246],"76mW":[247],"at":[248],"40GS/s":[249],"including":[250],"reference":[253],"buffers":[254],"achieves":[256],"32.3dB":[257],"SNDR":[258],"20GHz":[261],"input,":[262],"57fJ/step":[264],"${\\mathrm":[265],"{FoM_{W}}}$.":[266]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":4}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}