{"id":"https://openalex.org/W4360606531","doi":"https://doi.org/10.1109/isscc42615.2023.10067745","title":"An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with $2\\times$ Interpolating Sense-Amplifier-Latches","display_name":"An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with $2\\times$ Interpolating Sense-Amplifier-Latches","publication_year":2023,"publication_date":"2023-02-19","ids":{"openalex":"https://openalex.org/W4360606531","doi":"https://doi.org/10.1109/isscc42615.2023.10067745"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42615.2023.10067745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068357009","display_name":"Abdullah Serdar Yonar","orcid":"https://orcid.org/0000-0001-5691-0888"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Abdullah Serdar Yonar","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014994900","display_name":"Pier Andrea Francese","orcid":"https://orcid.org/0000-0003-2944-9058"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pier Andrea Francese","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111996411","display_name":"Matthias Br\u00e4ndli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matthias Br\u00e4ndli","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085908094","display_name":"Marcel Kossel","orcid":"https://orcid.org/0000-0003-3053-2422"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marcel Kossel","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005479387","display_name":"Mridula Prathapan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mridula Prathapan","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076202817","display_name":"Thomas Morf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Morf","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044586410","display_name":"Andrea Ruffino","orcid":"https://orcid.org/0000-0002-1500-742X"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andrea Ruffino","raw_affiliation_strings":["IBM Zurich Research Laboratory,Zurich,Switzerland","IBM Zurich Research Laboratory, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Zurich Research Laboratory,Zurich,Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"IBM Zurich Research Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011801401","display_name":"Taekwang Jang","orcid":"https://orcid.org/0000-0002-4651-0677"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Taekwang Jang","raw_affiliation_strings":["ETH Zürich,Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zürich,Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5068357009"],"corresponding_institution_ids":["https://openalex.org/I4210126328"],"apc_list":null,"apc_paid":null,"fwci":2.0069,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86431728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6799014210700989},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6669178605079651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6330305933952332},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.608467698097229},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.541623592376709},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4407435655593872},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38300108909606934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20113444328308105}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6799014210700989},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6669178605079651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6330305933952332},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.608467698097229},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.541623592376709},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4407435655593872},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38300108909606934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20113444328308105}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42615.2023.10067745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2922529696","https://openalex.org/W2941115622","https://openalex.org/W3015371280","https://openalex.org/W3116426759","https://openalex.org/W4220687916","https://openalex.org/W4221066752"],"related_works":["https://openalex.org/W2121982427","https://openalex.org/W2909296819","https://openalex.org/W2139891832","https://openalex.org/W2023668401","https://openalex.org/W1563610336","https://openalex.org/W2112520364","https://openalex.org/W2096016192","https://openalex.org/W2387078853","https://openalex.org/W2374455716","https://openalex.org/W2363990172"],"abstract_inverted_index":{"Circuit":[0,98],"innovations":[1,99],"in":[2,20,128],"medium-low":[3],"resolution":[4,159],"ADCs":[5,163],"are":[6,66,100,164],"among":[7],"the":[8,21,37,41,45,54,74,79,87,103,112,129,136,143,154],"key":[9],"enablers":[10],"to":[11,59,105,122,168],"achieving":[12],"higher":[13],"data":[14],"rates,":[15],"currently":[16],"at":[17],"224Gb/s":[18],"[1],":[19],"next-generation":[22],"data-communication":[23],"links":[24],"based":[25],"on":[26],"sophisticated":[27],"DSP":[28,47,55,63,88],"techniques.":[29],"The":[30,114],"ADC":[31,104],"interleaving":[32],"factor":[33],"is":[34,146,151,160],"defined":[35],"by":[36],"spectral":[38],"efficiency":[39],"of":[40],"signaling":[42],"format":[43],"and":[44,93,126,140,148],"maximum":[46],"clock":[48,64,95,138],"rate.":[49],"At":[50],"every":[51],"new":[52,70],"generation,":[53],"size":[56],"shrinks":[57],"thanks":[58,167],"CMOS":[60,76],"scaling.":[61],"However,":[62],"rates":[65],"not":[67],"increasing":[68],"with":[69,135,177],"technology":[71,77],"nodes.":[72],"In":[73,133],"5nm":[75],"used,":[78],"power":[80],"performance":[81],"area":[82],"(PPA)":[83],"sweet":[84,131],"spot":[85],"for":[86,102],"resides":[89],"within":[90],"0.7-0.8V":[91],"supply":[92,141],"1-2GHz":[94],"frequency":[96],"range.":[97],"necessary":[101],"benefit":[106],"from":[107],"scaling":[108],"as":[109,111],"much":[110],"DSP.":[113],"sub-ADC":[115,137],"architecture":[116],"should":[117],"be":[118],"highly":[119,170],"digital,":[120],"amenable":[121],"automatic":[123],"layout":[124],"synthesis":[125],"operate":[127],"same":[130],"spot.":[132],"addition,":[134],"rate":[139],"matching":[142],"DSP,":[144],"latency":[145],"reduced,":[147],"level":[149],"shifting":[150],"avoided.":[152],"For":[153],"modern":[155],"modulation":[156],"formats":[157],"7-8b":[158],"adequate.":[161],"Time-based":[162],"promising":[165],"architectures":[166],"their":[169],"digital":[171,178],"implementation,":[172],"replacing":[173],"analog":[174],"building":[175],"blocks":[176],"counterparts.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}