{"id":"https://openalex.org/W4360605760","doi":"https://doi.org/10.1109/isscc42615.2023.10067540","title":"\u201cZen 4\u201d: The AMD 5nm 5.7GHz x86-64 Microprocessor Core","display_name":"\u201cZen 4\u201d: The AMD 5nm 5.7GHz x86-64 Microprocessor Core","publication_year":2023,"publication_date":"2023-02-19","ids":{"openalex":"https://openalex.org/W4360605760","doi":"https://doi.org/10.1109/isscc42615.2023.10067540"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42615.2023.10067540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057785013","display_name":"Benjamin Munger","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Benjamin Munger","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040206910","display_name":"Kathy Wilcox","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kathy Wilcox","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015159697","display_name":"Jeshuah Sniderman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeshuah Sniderman","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025814982","display_name":"Chuck Tung","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chuck Tung","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091359858","display_name":"Brett C. Johnson","orcid":"https://orcid.org/0000-0002-2174-4178"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brett Johnson","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050680884","display_name":"Russell Schreiber","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Russell Schreiber","raw_affiliation_strings":["AMD,Austin,TX","AMD, Austin, TX"],"affiliations":[{"raw_affiliation_string":"AMD,Austin,TX","institution_ids":[]},{"raw_affiliation_string":"AMD, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072636915","display_name":"Carson Henrion","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carson Henrion","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004673122","display_name":"Kevin Gillespie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kevin Gillespie","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065794906","display_name":"Tom Burd","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tom Burd","raw_affiliation_strings":["AMD,Santa Clara,CA","AMD, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"AMD,Santa Clara,CA","institution_ids":[]},{"raw_affiliation_string":"AMD, Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049925314","display_name":"Harry D. Fair","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harry Fair","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100707106","display_name":"David H. Johnson","orcid":"https://orcid.org/0000-0001-6851-6888"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Johnson","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048563759","display_name":"Jonathan M. White","orcid":"https://orcid.org/0000-0002-0707-6257"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jonathan White","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044448572","display_name":"Scott McLelland","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott McLelland","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006800407","display_name":"Steven Bakke","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steven Bakke","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019524748","display_name":"Javin Olson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Javin Olson","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035679904","display_name":"Ryan McCracken","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ryan McCracken","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083865464","display_name":"Matthew D. Pickett","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthew Pickett","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007246654","display_name":"Aaron Horiuchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aaron Horiuchi","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101416529","display_name":"Hien Nguyen","orcid":"https://orcid.org/0000-0002-5403-0008"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hien Nguyen","raw_affiliation_strings":["AMD,Boxborough,MA","AMD, Boxborough, MA"],"affiliations":[{"raw_affiliation_string":"AMD,Boxborough,MA","institution_ids":[]},{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078603732","display_name":"Tim H Jackson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tim H Jackson","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":20,"corresponding_author_ids":["https://openalex.org/A5057785013"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":8.8541,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.98774134,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.8333176970481873},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7241419553756714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340761184692383},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5006687641143799},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4962182641029358},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49488919973373413},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4580245912075043},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4572443962097168},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.42350178956985474},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4182668626308441},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4168163537979126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3216312527656555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.319152295589447},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2892816662788391},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18641901016235352},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12641111016273499},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09137049317359924},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07731416821479797}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.8333176970481873},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7241419553756714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340761184692383},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5006687641143799},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4962182641029358},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49488919973373413},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4580245912075043},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4572443962097168},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.42350178956985474},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4182668626308441},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4168163537979126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3216312527656555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.319152295589447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2892816662788391},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18641901016235352},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12641111016273499},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09137049317359924},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07731416821479797},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42615.2023.10067540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W3005875844","https://openalex.org/W4220889234"],"related_works":["https://openalex.org/W2156299749","https://openalex.org/W1823640228","https://openalex.org/W2754887144","https://openalex.org/W2323625620","https://openalex.org/W2625932461","https://openalex.org/W1980322368","https://openalex.org/W2096357811","https://openalex.org/W2072005592","https://openalex.org/W189970040","https://openalex.org/W1491189730"],"abstract_inverted_index":{"\u201cZen":[0,38,96,154],"4\u201d":[1,155],"is":[2,102],"AMD's":[3],"next":[4],"generation":[5,144],"x86-64":[6],"microprocessor":[7],"core,":[8],"fabricated":[9],"in":[10,47,62,127,170],"a":[11,69,83,91,137,164],"5nm":[12],"FinFET":[13],"process.":[14],"Close":[15],"collaboration":[16],"between":[17],"the":[18,33,58,63,75,79,104,133,142,153],"design":[19,88,106],"team":[20],"and":[21,27,78,110,123,152],"TSMC":[22],"enabled":[23],"an":[24,146],"optimized":[25],"process":[26,29,35],"excellent":[28],"scaling":[30],"relative":[31],"to":[32,57,114,132,161],"7nm":[34],"used":[36],"for":[37],"3\u201d":[39],"[1].":[40],"The":[41,87],"55mm2":[42],"core":[43,60,67,134,156],"complex":[44],"(CCX),":[45],"shown":[46],"Fig.":[48],"2.1.1,":[49],"contains":[50],"6.5B":[51],"transistors":[52],"across":[53],"eight":[54,80],"cores,":[55],"similar":[56],"8":[59],"CCX":[61],"previous":[64,76,143],"generation.":[65],"Each":[66],"includes":[68],"1MB":[70],"private":[71],"L2":[72],"cache,":[73],"double":[74],"generation,":[77],"cores":[81],"share":[82],"32MB":[84],"L3":[85],"cache.":[86],"also":[89],"delivers":[90],"process-neutral":[92,108],"performance":[93,122,124],"increase":[94,168],"over":[95,141],"3\u201d:":[97],"instructions":[98],"per":[99,125],"cycle":[100],"(IPC)":[101],"increased,":[103],"physical":[105],"improves":[107],"frequency":[109],"changes":[111],"are":[112],"made":[113],"drive":[115],"improved":[116],"power":[117],"efficiency":[118],"maximizing":[119],"both":[120],"single-threaded":[121,149,171],"watt":[126],"multi-threaded":[128],"workloads.":[129],"Incremental":[130],"improvements":[131],"micro-architecture":[135],"provide":[136],"13%":[138],"IPC":[139],"improvement":[140],"on":[145],"average":[147],"of":[148],"desktop":[150],"applications":[151],"can":[157],"operate":[158],"at":[159],"up":[160],"5.7GHz":[162],"delivering":[163],"more":[165],"than":[166],"29%":[167],"generationally":[169],"performance.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}