{"id":"https://openalex.org/W4360605451","doi":"https://doi.org/10.1109/isscc42615.2023.10067282","title":"29.4 Wafer-Level Stacking of High-Density Capacitors to Enhance the Performance of a Large Multicore Processor for Machine Learning Applications","display_name":"29.4 Wafer-Level Stacking of High-Density Capacitors to Enhance the Performance of a Large Multicore Processor for Machine Learning Applications","publication_year":2023,"publication_date":"2023-02-19","ids":{"openalex":"https://openalex.org/W4360605451","doi":"https://doi.org/10.1109/isscc42615.2023.10067282"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42615.2023.10067282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002165142","display_name":"Stephen Felix","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139321","display_name":"Graphcore (United Kingdom)","ror":"https://ror.org/03b3h3q73","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210139321"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Stephen Felix","raw_affiliation_strings":["Graphcore,Bristol,United Kingdom","Graphcore, Bristol, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Graphcore,Bristol,United Kingdom","institution_ids":["https://openalex.org/I4210139321"]},{"raw_affiliation_string":"Graphcore, Bristol, United Kingdom","institution_ids":["https://openalex.org/I4210139321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047150107","display_name":"Shannon Morton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shannon Morton","raw_affiliation_strings":["Graphcore,Adelaide,Australia","Graphcore, Adelaide, Australia"],"affiliations":[{"raw_affiliation_string":"Graphcore,Adelaide,Australia","institution_ids":[]},{"raw_affiliation_string":"Graphcore, Adelaide, Australia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109399927","display_name":"Simon Stacey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139321","display_name":"Graphcore (United Kingdom)","ror":"https://ror.org/03b3h3q73","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210139321"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon Stacey","raw_affiliation_strings":["Graphcore,Bristol,United Kingdom","Graphcore, Bristol, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Graphcore,Bristol,United Kingdom","institution_ids":["https://openalex.org/I4210139321"]},{"raw_affiliation_string":"Graphcore, Bristol, United Kingdom","institution_ids":["https://openalex.org/I4210139321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108140230","display_name":"John Walsh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139321","display_name":"Graphcore (United Kingdom)","ror":"https://ror.org/03b3h3q73","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210139321"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Walsh","raw_affiliation_strings":["Graphcore,Bristol,United Kingdom","Graphcore, Bristol, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Graphcore,Bristol,United Kingdom","institution_ids":["https://openalex.org/I4210139321"]},{"raw_affiliation_string":"Graphcore, Bristol, United Kingdom","institution_ids":["https://openalex.org/I4210139321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002165142"],"corresponding_institution_ids":["https://openalex.org/I4210139321"],"apc_list":null,"apc_paid":null,"fwci":1.232,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75675251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"424","last_page":"426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5882785320281982},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5304813981056213},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5209890007972717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5152883529663086},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5144219994544983},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46311724185943604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39688146114349365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3711809515953064},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29459255933761597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1881696581840515},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15715506672859192}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5882785320281982},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5304813981056213},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5209890007972717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5152883529663086},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5144219994544983},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46311724185943604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39688146114349365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3711809515953064},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29459255933761597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1881696581840515},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15715506672859192}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42615.2023.10067282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42615.2023.10067282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1573435933","https://openalex.org/W2085458736","https://openalex.org/W2896457183","https://openalex.org/W3048056167","https://openalex.org/W6634275759","https://openalex.org/W6755207826"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W2554791727","https://openalex.org/W1874409533","https://openalex.org/W1981395029","https://openalex.org/W3135507399","https://openalex.org/W2108083791","https://openalex.org/W4250137794","https://openalex.org/W2063341228","https://openalex.org/W2111673944","https://openalex.org/W2571519720"],"abstract_inverted_index":{"The":[0,23,66,149],"822mm2":[1],"Colossus":[2],"Mk2x":[3],"is":[4,151],"a":[5,93,101,175,204],"chip":[6,150],"made":[7],"by":[8],"stacking":[9],"and":[10,21,33,81,92,202],"fusing":[11],"two":[12,24],"separately":[13],"processed":[14],"12-inch":[15],"wafers":[16,25],"prior":[17],"to":[18,55,89,99,172,198],"probe-test,":[19],"singulation":[20],"packaging.":[22],"are":[26,166],"manufactured":[27],"using":[28,118],"TSMC's":[29,34],"N7":[30,46],"CMOS":[31],"technology":[32],"<tex":[35,68],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36,69],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$0.13\\mu":[37],"\\mathrm{m}$</tex>":[38],"Deep":[39],"Trench":[40],"Capacitor":[41],"(DTC)":[42],"technology,":[43],"respectively.":[44],"Each":[45,187],"die":[47,74],"has":[48],"over":[49],"60":[50],"billion":[51],"transistors":[52],"(typically":[53],"1":[54],"3":[56],"fins":[57],"each),":[58],"82%":[59],"of":[60,64,104,141,164,184,209,213],"which":[61],"constitute":[62],">8Gb":[63],"SRAM.":[65],"circa-":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$750\\mu":[70],"\\mathrm{F}$</tex>":[71],"stacked":[72],"capacitor":[73],"significantly":[75],"reduces":[76],"worst-case":[77],"supply":[78,87],"voltage":[79,88],"undershoot":[80],"overshoot":[82],"allowing":[83],"headroom":[84],"for":[85],"the":[86,132,156,173,185],"be":[90],"elevated":[91],"40%":[94],"increase":[95],"in":[96,137,153,168],"clock":[97,223],"speed":[98],"achieve":[100],"peak":[102],"performance":[103],"700TFLOPS":[105],"FP8":[106,220],"arithmetic":[107],"(350TFLOPS":[108],"FP16)":[109],"that":[110,178],"occurs":[111],"when":[112,130],"executing":[113,131],"large,":[114],"distributed":[115],"matrix":[116],"multiplications":[117],"all":[119,122,183],"threads":[120,197],"on":[121],"tile":[123,159,189],"CPUs.":[124],"For":[125],"example,":[126],"this":[127],"scenario":[128],"arises":[129],"FFN":[133],"(Feed":[134],"Forward":[135],"Network)":[136],"each":[138,161],"transformer":[139],"stage":[140],"an":[142],"NLP":[143],"model,":[144],"such":[145],"as":[146],"BERT":[147],"[4].":[148],"pictured":[152],"Fig.":[154],"29.4.1:":[155],"1472":[157],"identical":[158],"CPUs":[160],"with":[162],"624kB":[163],"SRAM":[165],"arranged":[167],"vertical":[169],"columns":[170],"adjacent":[171],"exchange:":[174],"crossbar":[176],"interconnect":[177],"provides":[179],"contention-free":[180],"communication":[181],"between":[182],"tiles.":[186],"CPU":[188],"(Fig.":[190],"29.4.2)":[191],"supports":[192],"six":[193],"round-robin":[194],"scheduled":[195],"hardware":[196],"minimize":[199],"instruction":[200],"latency":[201],"includes":[203],"fully":[205],"pipelined":[206],"FPU":[207],"capable":[208],"accumulating":[210],"16":[211],"sets":[212],"either":[214],"4":[215],"FP16":[216],"products":[217,221],"or":[218],"8":[219],"per":[222],"cycle.":[224]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}