{"id":"https://openalex.org/W4221120438","doi":"https://doi.org/10.1109/isscc42614.2022.9731792","title":"A 0.76V V<sub>in</sub> Triode Region 4A Analog LDO with Distributed Gain Enhancement and Dynamic Load-Current Tracking in Intel 4 CMOS Featuring Active Feedforward Ripple Shaping and On-Chip Power Noise Analyzer","display_name":"A 0.76V V<sub>in</sub> Triode Region 4A Analog LDO with Distributed Gain Enhancement and Dynamic Load-Current Tracking in Intel 4 CMOS Featuring Active Feedforward Ripple Shaping and On-Chip Power Noise Analyzer","publication_year":2022,"publication_date":"2022-02-20","ids":{"openalex":"https://openalex.org/W4221120438","doi":"https://doi.org/10.1109/isscc42614.2022.9731792"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42614.2022.9731792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731792","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052857735","display_name":"Xiaosen Liu","orcid":"https://orcid.org/0000-0003-2767-215X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaosen Liu","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043243464","display_name":"Harish K. Krishnamurthy","orcid":"https://orcid.org/0000-0001-5927-8339"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harish Krishnamurthy","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102842702","display_name":"Renzhi Liu","orcid":"https://orcid.org/0000-0002-4462-8006"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renzhi Liu","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109690980","display_name":"Zakir K. Ahmed","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zakir Ahmed","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000682696","display_name":"Nachiket Desai","orcid":"https://orcid.org/0000-0002-6795-6440"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nachiket Desai","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063453028","display_name":"Nicolas Butzen","orcid":"https://orcid.org/0000-0002-4242-5563"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicolas Butzen","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1524,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.95545891,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7408730983734131},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.5485445261001587},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4801208972930908},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4685173034667969},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45463934540748596},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4210740327835083},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40253156423568726},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3416743278503418},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3238210082054138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2824268937110901}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7408730983734131},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.5485445261001587},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4801208972930908},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4685173034667969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45463934540748596},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4210740327835083},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40253156423568726},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3416743278503418},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3238210082054138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2824268937110901}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42614.2022.9731792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731792","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1976341316","https://openalex.org/W2921226981","https://openalex.org/W3021169686"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W2169850132","https://openalex.org/W2560704276","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2375192119"],"abstract_inverted_index":{"Complex":[0],"SoCs":[1,147],"in":[2,69],"nanoscale":[3],"CMOS":[4],"integrate":[5],"a":[6,115],"variety":[7],"of":[8,65,124],"digital":[9,40],"compute/memory":[10],"and":[11,44,94,112,140],"analog/mixed-signal":[12,53],"circuits":[13,54],"such":[14],"as":[15],"SerDes":[16],"transceivers,":[17],"RF/wireless":[18],"front-end,":[19],"PLLs,":[20],"sensors,":[21],"etc.":[22],"On-chip":[23],"low-dropout":[24],"regulators":[25],"(LDOs)":[26],"isolate":[27],"the":[28,39,51,57,66,70,74,83,99,122,133],"input":[29],"<tex":[30,61,117],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[31,62,118],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{V}_{\\text{in}}$</tex>":[32],"noise":[33],"from":[34],"switching":[35],"DC-DC":[36],"converters":[37],"powering":[38],"blocks":[41],"(Fig.":[42],"30.4.1)":[43],"provide":[45,132],"high":[46,135],"power-supply":[47],"rejection":[48],"(PSR)":[49],"to":[50],"noise-sensitive":[52],"by":[55],"modulating":[56],"small-signal":[58],"output":[59],"resistance":[60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(\\mathrm{R}_{0}$</tex>":[63],")":[64],"power":[67,101,107],"FET":[68],"saturation":[71],"region.":[72],"Therefore,":[73,128],"minimum":[75],"dropout":[76],"(DO)":[77],"voltage":[78],"must":[79],"be":[80],"larger":[81,89,106],"than":[82],"necessary":[84],"gate":[85],"overdrive":[86],"(OV).":[87],"While":[88],"DO":[90,113],"enables":[91],"higher":[92],"Ro":[93],"better":[95],"PSR,":[96],"it":[97],"degrades":[98],"LDO":[100,129],"conversion":[102],"efficiency":[103,142],"(PCE).":[104],"Using":[105],"FETs":[108],"can":[109],"reduce":[110],"OV":[111],"for":[114,145],"target":[116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathrm{l}_{\\max}$</tex>":[119],"but":[120],"at":[121],"cost":[123],"more":[125],"die":[126],"area.":[127],"designs":[130],"that":[131],"required":[134],"PSR":[136],"while":[137],"maximizing":[138],"PCE":[139],"area":[141],"are":[143],"essential":[144],"high-performance":[146],"[1].":[148]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}