{"id":"https://openalex.org/W4220963760","doi":"https://doi.org/10.1109/isscc42614.2022.9731703","title":"A 9b-Linear 14GHz Integrating-Mode Phase Interpolator in 5nm FinFET Process","display_name":"A 9b-Linear 14GHz Integrating-Mode Phase Interpolator in 5nm FinFET Process","publication_year":2022,"publication_date":"2022-02-20","ids":{"openalex":"https://openalex.org/W4220963760","doi":"https://doi.org/10.1109/isscc42614.2022.9731703"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42614.2022.9731703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731703","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107167726","display_name":"Amit Kumar Mishra","orcid":"https://orcid.org/0000-0001-5087-9840"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amit Kumar Mishra","raw_affiliation_strings":["University of British Columbia,Vancouver,Canada","University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100355216","display_name":"Yifei Li","orcid":"https://orcid.org/0000-0001-9043-6868"},"institutions":[{"id":"https://openalex.org/I1292082932","display_name":"MaxLinear (United States)","ror":"https://ror.org/049kdc638","country_code":"US","type":"company","lineage":["https://openalex.org/I1292082932"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yifei Li","raw_affiliation_strings":["MaxLinear,Carlsbad,CA","MaxLinear, Carlsbad, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MaxLinear,Carlsbad,CA","institution_ids":["https://openalex.org/I1292082932"]},{"raw_affiliation_string":"MaxLinear, Carlsbad, CA","institution_ids":["https://openalex.org/I1292082932"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005848514","display_name":"Pawan Agarwal","orcid":"https://orcid.org/0000-0003-4686-3170"},"institutions":[{"id":"https://openalex.org/I1292082932","display_name":"MaxLinear (United States)","ror":"https://ror.org/049kdc638","country_code":"US","type":"company","lineage":["https://openalex.org/I1292082932"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pawan Agarwal","raw_affiliation_strings":["MaxLinear,Carlsbad,CA","MaxLinear, Carlsbad, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MaxLinear,Carlsbad,CA","institution_ids":["https://openalex.org/I1292082932"]},{"raw_affiliation_string":"MaxLinear, Carlsbad, CA","institution_ids":["https://openalex.org/I1292082932"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048584348","display_name":"Sudip Shekhar","orcid":"https://orcid.org/0000-0003-0383-1929"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sudip Shekhar","raw_affiliation_strings":["University of British Columbia,Vancouver,Canada","University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4652,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.96360134,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8143161535263062},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.7050861120223999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5315530300140381},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.45298299193382263},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41387316584587097},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3984715938568115},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33342331647872925},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3321627378463745},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2450728416442871},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19398492574691772},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17481783032417297},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14785149693489075}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8143161535263062},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.7050861120223999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5315530300140381},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.45298299193382263},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41387316584587097},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3984715938568115},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33342331647872925},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3321627378463745},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2450728416442871},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19398492574691772},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17481783032417297},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14785149693489075},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42614.2022.9731703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731703","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W2516199239","https://openalex.org/W2624563526","https://openalex.org/W2759555985","https://openalex.org/W2790961995","https://openalex.org/W2921066945","https://openalex.org/W3135290830","https://openalex.org/W3149670108"],"related_works":["https://openalex.org/W2091946342","https://openalex.org/W2003312501","https://openalex.org/W1520599922","https://openalex.org/W1933111953","https://openalex.org/W2510718891","https://openalex.org/W2102417914","https://openalex.org/W2624154251","https://openalex.org/W653725568","https://openalex.org/W192291305","https://openalex.org/W2155678904"],"abstract_inverted_index":{"Increased":[0],"data-rates":[1],"and":[2,21,33,54,74,97,113,140],"multi-lane":[3,36],"SerDes":[4],"implementations":[5],"impose":[6],"stringent":[7],"conditions":[8],"for":[9,35],"CDRs":[10],"to":[11,43,58,69,145],"produce":[12],"low-jitter":[13],"clocking":[14],"that":[15],"is":[16,67,105],"capable":[17],"of":[18,76,95,116],"managing":[19],"frequency":[20],"phase":[22,26,56],"offsets.":[23],"Consequently,":[24],"high-speed":[25],"interpolators":[27],"(Pls)":[28],"must":[29],"be":[30],"both":[31],"low-power":[32],"compact":[34],"requirements,":[37],"but":[38],"also":[39],"high-resolution":[40],"with":[41,51,85],"respect":[42],"the":[44,60,86,89],"clock":[45],"period":[46],"<tex":[47,119,132],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[48,120,133],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$(\\mathrm{T}_{\\text{period}})$</tex>":[49],",":[50,135],"high":[52],"static":[53],"dynamic":[55],"linearity":[57],"minimize":[59],"PI":[61,91],"jitter.":[62],"Prior":[63],"art":[64],"in":[65,127],"Pls":[66],"limited":[68],"7-8b":[70],"measured":[71],"resolution":[72],"[1]\u2013[4],":[73],"INL":[75],">500fs":[77],"[1]\u2013[4].":[78],"We":[79],"present":[80],"a":[81,98],"9b":[82],"Pl;":[83],"even":[84],"additional":[87],"bits,":[88],"proposed":[90],"consumes":[92],"low":[93],"power":[94],"0.43mW/GHz":[96],"small":[99],"area.":[100],"The":[101],"worst":[102],"rotation":[103],"spur":[104],"at":[106,130],"least":[107],"8.1":[108],"dB":[109],"lower":[110],"(than":[111],"[4]),":[112],"DNL/INL":[114],"values":[115],"295fs/510fs":[117],"are":[118],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$&gt;":[121],"144\\times$</tex>":[122],"better":[123],"than":[124],"prior-art.":[125],"Implemented":[126],"5nm":[128],"technology":[129],"VDD":[131],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$=075\\mathrm{V}$</tex>":[134],"our":[136],"design":[137],"leverages":[138],"digital":[139],"analog":[141],"techniques":[142],"easily":[143],"suited":[144],"FinFET":[146],"operation.":[147]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}