{"id":"https://openalex.org/W4220922356","doi":"https://doi.org/10.1109/isscc42614.2022.9731676","title":"A Cascaded PLL (LC-PLL + RO-PLL) with a Programmable Double Realignment Achieving 204fs Integrated Jitter (100kHz to 100MHz) and -72dB Reference Spur","display_name":"A Cascaded PLL (LC-PLL + RO-PLL) with a Programmable Double Realignment Achieving 204fs Integrated Jitter (100kHz to 100MHz) and -72dB Reference Spur","publication_year":2022,"publication_date":"2022-02-20","ids":{"openalex":"https://openalex.org/W4220922356","doi":"https://doi.org/10.1109/isscc42614.2022.9731676"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42614.2022.9731676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731676","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049719560","display_name":"Tsung-Hsien Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Hsien Tsai","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033920883","display_name":"Ruey-Bin Sheen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ruey-Bin Sheen","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013156682","display_name":"Sheng-Yun Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sheng-Yun Hsu","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085862790","display_name":"Ya-Tin Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Tin Chang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110703839","display_name":"Chih-Hsien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsien Chang","raw_affiliation_strings":["TSMC,Hsinchu,Taiwan","TSMC, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin,Dublin,Ireland","University College Dublin, Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin,Dublin,Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9239718914031982},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8700178861618042},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.7341158390045166},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5448493957519531},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.5363447070121765},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.484710693359375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.463792622089386},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40016573667526245},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.24690645933151245},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24008908867835999}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9239718914031982},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8700178861618042},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.7341158390045166},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5448493957519531},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.5363447070121765},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.484710693359375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.463792622089386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40016573667526245},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.24690645933151245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24008908867835999}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42614.2022.9731676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731676","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2316615363","https://openalex.org/W2585026918","https://openalex.org/W2886874124","https://openalex.org/W3092155291"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W1994021281","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W1487557653","https://openalex.org/W2078513307","https://openalex.org/W1978186604","https://openalex.org/W2103754166","https://openalex.org/W2376275105","https://openalex.org/W2058003010"],"abstract_inverted_index":{"Many":[0],"PLLs,":[1],"including":[2],"those":[3],"used":[4],"for":[5,96,140],"mm-wave":[6],"5G":[7],"communications,":[8],"require":[9],"deep-sub-picosecond":[10],"integrated":[11],"phase":[12,17],"jitter":[13,99,153],"[1].":[14],"Their":[15],"in-band":[16],"noise":[18,26],"(PN)":[19],"can":[20,105,123],"be":[21],"adversely":[22],"affected":[23],"by":[24],"flicker":[25],"and":[27,92,114,135],"a":[28,37,70,88,93,126,160],"large":[29],"feedback":[30],"frequency-division":[31],"ratio,":[32],"N.":[33],"Cascaded":[34],"PLLs":[35],"are":[36,46],"recent":[38],"trend":[39],"in":[40,167],"addressing":[41],"this":[42,176],"problem":[43],"[2]\u2013[4].":[44],"They":[45],"composed":[47],"of":[48,73,110,163,172],"two":[49],"stages:":[50],"the":[51,78,102,117,147,151,168],"1":[52],"<sup":[53,80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[54,66,81,165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">st</sup>":[55],"stage":[56,83],"(PLL":[57,84],"#1)":[58],"receives":[59],"an":[60,121,156],"external":[61],"frequency":[62],"reference":[63,72],"F":[64],"<inf":[65],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">REF</inf>":[67],"to":[68],"generate":[69],"filtered":[71],"several":[74],"GHz":[75],"feeding":[76],"into":[77],"2":[79],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[82],"#2)":[85],"that":[86],"features":[87],"lower":[89],"division":[90],"ratio":[91],"wide":[94,131],"bandwidth":[95],"better":[97],"overall":[98],"performance.":[100],"Although":[101],"cascaded":[103],"PLL":[104,118,173],"chose":[106],"from":[107,125],"various":[108],"combinations":[109],"oscillators,":[111],"e.g.,":[112],"LC-tank":[113],"ring-oscillator":[115],"(RO),":[116],"#2":[119,174],"using":[120],"RO":[122],"benefit":[124],"small":[127],"size,":[128],"easy":[129],"integration,":[130],"frequency-tuning":[132],"range":[133],"(FTR),":[134],"multiphase":[136],"clock":[137],"outputs":[138],"(e.g.,":[139],"directly":[141],"supporting":[142],"multibeam":[143],"antenna":[144],"arrays).":[145],"Normally,":[146],"RO-PLL":[148],"cannot":[149],"achieve":[150],"same":[152],"performance":[154],"as":[155],"LC-PLL,":[157],"but":[158],"here":[159],"low":[161],"value":[162],"<tex":[164],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$N$</tex>":[166],"wide-bandwidth":[169],"integer-N":[170],"configuration":[171],"makes":[175],"distinction":[177],"less":[178],"relevant.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}