{"id":"https://openalex.org/W4220769636","doi":"https://doi.org/10.1109/isscc42614.2022.9731673","title":"Ponte Vecchio: A Multi-Tile 3D Stacked Processor for Exascale Computing","display_name":"Ponte Vecchio: A Multi-Tile 3D Stacked Processor for Exascale Computing","publication_year":2022,"publication_date":"2022-02-20","ids":{"openalex":"https://openalex.org/W4220769636","doi":"https://doi.org/10.1109/isscc42614.2022.9731673"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42614.2022.9731673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731673","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090790565","display_name":"Wilfred Gomes","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wilfred Gomes","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002149747","display_name":"Altug Koker","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Altug Koker","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049690872","display_name":"Pat Stover","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pat Stover","raw_affiliation_strings":["Intel,Chandler,AZ","Intel, Chandler, AZ"],"affiliations":[{"raw_affiliation_string":"Intel,Chandler,AZ","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Chandler, AZ","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039387792","display_name":"D. Ingerly","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Doug Ingerly","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031003451","display_name":"Scott Siers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Siers","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027596086","display_name":"Srikrishnan Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srikrishnan Venkataraman","raw_affiliation_strings":["Intel,Bengaluru,India","Intel, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Intel,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066319923","display_name":"Chris Pelto","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Pelto","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065854455","display_name":"Tejas Shah","orcid":"https://orcid.org/0000-0003-0125-3774"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tejas Shah","raw_affiliation_strings":["Intel,Austin,TX","Intel, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Intel,Austin,TX","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Austin, TX","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075283638","display_name":"Amreesh Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amreesh Rao","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010946517","display_name":"Frank O\u2019Mahony","orcid":"https://orcid.org/0000-0001-7961-9452"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank O'Mahony","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Karl","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048304559","display_name":"Lance Cheney","orcid":"https://orcid.org/0009-0003-4088-2626"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lance Cheney","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021268523","display_name":"Iqbal Rajwani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Iqbal Rajwani","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101643889","display_name":"Hemant Jain","orcid":"https://orcid.org/0000-0003-4350-3540"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemant Jain","raw_affiliation_strings":["Intel,Bengaluru,India","Intel, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Intel,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019328225","display_name":"Ryan Cortez","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Cortez","raw_affiliation_strings":["Intel,Folsom,CA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104311827","display_name":"Arun G. Chandrasekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arun Chandrasekhar","raw_affiliation_strings":["Intel,Bengaluru,India","Intel, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Intel,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066578809","display_name":"Basavaraj Kanthi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Kanthi","raw_affiliation_strings":["Intel,Bengaluru,India","Intel, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Intel,Bengaluru,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071471330","display_name":"Raja Koduri","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raja Koduri","raw_affiliation_strings":["Intel,Santa Clara,CA","Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":18,"corresponding_author_ids":["https://openalex.org/A5090790565"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":18.6742,"has_fulltext":false,"cited_by_count":94,"citation_normalized_percentile":{"value":0.99806362,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"42","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.869475781917572},{"id":"https://openalex.org/keywords/ball-grid-array","display_name":"Ball grid array","score":0.7766157984733582},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.748468816280365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6793862581253052},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.509381890296936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44900307059288025},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43755874037742615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43328046798706055},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4174467921257019},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.23418372869491577},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19115394353866577},{"id":"https://openalex.org/keywords/soldering","display_name":"Soldering","score":0.1272309422492981}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.869475781917572},{"id":"https://openalex.org/C94709252","wikidata":"https://www.wikidata.org/wiki/Q570628","display_name":"Ball grid array","level":3,"score":0.7766157984733582},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.748468816280365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6793862581253052},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.509381890296936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44900307059288025},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43755874037742615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43328046798706055},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4174467921257019},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.23418372869491577},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19115394353866577},{"id":"https://openalex.org/C50296614","wikidata":"https://www.wikidata.org/wiki/Q211387","display_name":"Soldering","level":2,"score":0.1272309422492981},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42614.2022.9731673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731673","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2976911658","https://openalex.org/W3005962614","https://openalex.org/W3189755474"],"related_works":["https://openalex.org/W2147460136","https://openalex.org/W3094613497","https://openalex.org/W1655909695","https://openalex.org/W4220769636","https://openalex.org/W2165446236","https://openalex.org/W2386482964","https://openalex.org/W2371858336","https://openalex.org/W2032327003","https://openalex.org/W2151092791","https://openalex.org/W2352251721"],"abstract_inverted_index":{"Ponte":[0],"Vecchio":[1],"(PVC)":[2],"is":[3,48],"a":[4,30,35,106],"heterogenous":[5],"petaop":[6],"3D":[7,70,162],"processor":[8],"comprising":[9],"47":[10],"functional":[11],"tiles":[12,18,61,68,82,89],"on":[13,72],"five":[14],"process":[15],"nodes.":[16],"The":[17,41,134],"are":[19,90,146],"connected":[20,91,128],"with":[21,96],"Foveros":[22,76,164],"[1]":[23],"and":[24,47,56,83,142,152,166,187],"EMIB":[25],"[2]":[26],"to":[27,92,125],"operate":[28],"as":[29],"single":[31],"monolithic":[32],"implementation":[33],"enabling":[34,123],"scalable":[36],"class":[37],"of":[38,50],"Exascale":[39],"supercomputers.":[40],"PVC":[42,115],"design":[43,183],"contains>":[44],"100B":[45],"transistors":[46],"composed":[49],"sixteen":[51],"TSMC":[52,85],"N5":[53],"compute":[54],"tiles,":[55],"eight":[57],"Intel":[58,74],"7":[59,75],"memory":[60,81],"optimized":[62],"for":[63,111,148,176,184],"random":[64],"access":[65],"bandwidth-optimized":[66],"SRAM":[67],"(RAMBO)":[69],"stacked":[71],"two":[73,84],"base":[77,94],"dies.":[78],"Eight":[79],"HBM2E":[80],"N7":[86],"SerDes":[87,103,132,135],"connectivity":[88,104,113],"the":[93,161],"dies":[95],"11":[97],"dense":[98],"embedded":[99],"interconnect":[100],"bridges":[101],"(EMIB).":[102],"provides":[105],"high-speed":[107],"coherent":[108],"unified":[109],"fabric":[110],"scale-out":[112],"between":[114],"SoCs.":[116],"Each":[117],"tile":[118,136],"includes":[119],"an":[120],"8-port":[121],"switch":[122],"up":[124],"8-way":[126],"fully":[127],"configuration":[129],"supporting":[130],"90G":[131],"links.":[133],"supports":[137],"load/store,":[138],"bulk":[139],"data":[140],"transfers":[141],"synchronization":[143],"semantics":[144],"that":[145],"critical":[147],"scale-up":[149],"in":[150],"HPC":[151],"AI":[153],"applications.":[154],"A":[155],"24-layer":[156],"(11-2-11)":[157],"substrate":[158],"package":[159,188],"houses":[160],"Stacked":[163],"Dies":[165],"EMIBs.":[167],"To":[168],"handle":[169],"warpage,":[170],"low-temperature":[171],"solder":[172],"(LTS)":[173],"was":[174],"used":[175],"Flip":[177],"Chip":[178],"Ball":[179],"Grid":[180],"Array":[181],"(FCBGA)":[182],"these":[185],"die":[186],"sizes.":[189]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":25},{"year":2024,"cited_by_count":41},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":4}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}