{"id":"https://openalex.org/W4220943275","doi":"https://doi.org/10.1109/isscc42614.2022.9731565","title":"3D V-Cache: the Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU","display_name":"3D V-Cache: the Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU","publication_year":2022,"publication_date":"2022-02-20","ids":{"openalex":"https://openalex.org/W4220943275","doi":"https://doi.org/10.1109/isscc42614.2022.9731565"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42614.2022.9731565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731565","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053942589","display_name":"John Wuu","orcid":"https://orcid.org/0009-0009-1998-5536"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"John Wuu","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037940475","display_name":"Rahul Agarwal","orcid":"https://orcid.org/0000-0002-2582-3228"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rahul Agarwal","raw_affiliation_strings":["AMD,Santa Clara,CA","AMD, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"AMD,Santa Clara,CA","institution_ids":[]},{"raw_affiliation_string":"AMD, Santa Clara, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031731510","display_name":"Michael Ciraula","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Ciraula","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010031097","display_name":"Carl Dietz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Carl Dietz","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091359858","display_name":"Brett C. Johnson","orcid":"https://orcid.org/0000-0002-2174-4178"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brett Johnson","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024979594","display_name":"Dave Johnson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dave Johnson","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050680884","display_name":"Russell Schreiber","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Russell Schreiber","raw_affiliation_strings":["AMD,Austin,TX","AMD, Austin, TX"],"affiliations":[{"raw_affiliation_string":"AMD,Austin,TX","institution_ids":[]},{"raw_affiliation_string":"AMD, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025987999","display_name":"Raja Swaminathan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raja Swaminathan","raw_affiliation_strings":["AMD,Austin,TX","AMD, Austin, TX"],"affiliations":[{"raw_affiliation_string":"AMD,Austin,TX","institution_ids":[]},{"raw_affiliation_string":"AMD, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015932914","display_name":"W. Laurens Walker","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Will Walker","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075023469","display_name":"Samuel Naffziger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samuel Naffziger","raw_affiliation_strings":["AMD,Fort Collins,CO","AMD, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"AMD,Fort Collins,CO","institution_ids":[]},{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5053942589"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":15.1676,"has_fulltext":false,"cited_by_count":74,"citation_normalized_percentile":{"value":0.99598394,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"428","last_page":"429"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8281917572021484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7556792497634888},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7141988277435303},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6947160363197327},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6861492991447449},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6403800249099731},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6262426972389221},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6091908812522888},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.546946108341217},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47577038407325745},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42902329564094543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40117496252059937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39924106001853943},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.38033944368362427},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3593689799308777},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1190136969089508},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.05148524045944214}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8281917572021484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7556792497634888},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7141988277435303},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6947160363197327},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6861492991447449},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6403800249099731},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6262426972389221},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6091908812522888},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.546946108341217},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47577038407325745},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42902329564094543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40117496252059937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39924106001853943},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.38033944368362427},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3593689799308777},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1190136969089508},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.05148524045944214}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42614.2022.9731565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42614.2022.9731565","pdf_url":null,"source":{"id":"https://openalex.org/S4363607897","display_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2126408955","https://openalex.org/W2539712666","https://openalex.org/W2270982805"],"abstract_inverted_index":{"AMD's":[0],"V-Cache":[1,32],"is":[2],"a":[3,12,18],"3D":[4],"stacked":[5],"product":[6],"that":[7,20],"attaches":[8],"additional":[9],"cache":[10],"onto":[11],"high-performance":[13],"processor":[14],"through":[15],"hybrid":[16,58],"bonding,":[17],"technology":[19,60],"offers":[21,76],"significant":[22],"bandwidth":[23,47],"and":[24,48,68,75],"power":[25],"benefits":[26],"over":[27],"state-of-the-art":[28],"uBump":[29],"based":[30],"approaches.":[31],"expands":[33],"Zen3's":[34],"on-die":[35],"L3":[36],"Cache":[37],"from":[38],"32MB":[39],"to":[40,44],"96MB,":[41],"providing":[42],"up":[43],"2TB/s":[45],"of":[46],"15%":[49],"average":[50],"gaming":[51],"performance":[52,78],"uplift.":[53],"This":[54],"paper":[55],"describes":[56],"the":[57,65,71],"bonding":[59],"components,":[61],"provides":[62],"insight":[63],"into":[64],"V-Cache's":[66],"architecture":[67],"design,":[69],"discusses":[70],"associated":[72],"DFT":[73],"implications,":[74],"measured":[77],"results.":[79]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":23},{"year":2024,"cited_by_count":29},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-22T08:38:42.863108","created_date":"2025-10-10T00:00:00"}