{"id":"https://openalex.org/W3133507165","doi":"https://doi.org/10.1109/isscc42613.2021.9366001","title":"35.3 Thread-Level Power Management for a Current- and Temperature-Limiting System in a 7nm Hexagon\u2122 Processor","display_name":"35.3 Thread-Level Power Management for a Current- and Temperature-Limiting System in a 7nm Hexagon\u2122 Processor","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3133507165","doi":"https://doi.org/10.1109/isscc42613.2021.9366001","mag":"3133507165"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9366001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9366001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053947166","display_name":"Vijay Kiran Kalyanam","orcid":"https://orcid.org/0000-0002-4310-2846"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay Kiran Kalyanam","raw_affiliation_strings":["Qualcomm, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Austin, TX","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037513244","display_name":"Eric Mahurin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Mahurin","raw_affiliation_strings":["Qualcomm, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Austin, TX","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith Bowman","raw_affiliation_strings":["Qualcomm, Raleigh, NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Raleigh, NC","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069877490","display_name":"Suresh Venkumahanti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suresh Venkumahanti","raw_affiliation_strings":["Qualcomm, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm, Austin, TX","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210087596"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"494","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6325346827507019},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.6233822107315063},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5494906902313232},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5404722094535828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4448885917663574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38229820132255554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1509847640991211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6325346827507019},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.6233822107315063},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5494906902313232},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5404722094535828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4448885917663574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38229820132255554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1509847640991211},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9366001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9366001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2053255221","https://openalex.org/W2053583969","https://openalex.org/W2116295078","https://openalex.org/W2506786467","https://openalex.org/W2584298940","https://openalex.org/W2611712954","https://openalex.org/W3019738575","https://openalex.org/W3048679681"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2899084033","https://openalex.org/W878150521","https://openalex.org/W2139795029","https://openalex.org/W2005724428","https://openalex.org/W2987062793","https://openalex.org/W2141458065","https://openalex.org/W2154961667","https://openalex.org/W2169599552","https://openalex.org/W2155633849"],"abstract_inverted_index":{"The":[0,33,49,67,96,155,356],"Hexagon\u2122":[1],"compute":[2],"DSP":[3],"(CDSP)":[4],"integrates":[5],"a":[6,12,71,78,82,109,121,132,149,173,184,326,345,351,372,376],"master":[7,34],"VLIW":[8],"scalar":[9,37],"processor":[10,35,75],"and":[11,19,28,40,55,166,189,193,200,207,228,267,342,347],"slave":[13,47],"vector":[14,42,50],"coprocessor":[15,51],"to":[16,45,84,152,158,168,236,254,302,332,364,370,381],"enable":[17],"high-performance":[18],"energy-efficient":[20],"computing":[21],"for":[22,58,70,120,247,280,344],"multimedia,":[23],"voice,":[24],"audio,":[25],"vision,":[26],"imaging,":[27],"machine-learning":[29],"(ML)":[30],"applications":[31],"[1].":[32],"executes":[36,52],"instruction":[38,43],"packets":[39,44],"issues":[41],"the":[46,62,86,114,117,125,146,160,163,179,211,252,256,274,282,293,298,309,334,366],"coprocessor.":[48],"wide-data":[53],"arithmetic":[54],"memory":[56],"operations":[57],"significant":[59],"processing":[60],"at":[61,172,375],"cost":[63],"of":[64,77,198,202],"high":[65],"power.":[66],"power":[68,188,320,328,341,378],"delivery":[69],"mobile":[72],"system-on-chip":[73],"(SoC)":[74],"consists":[76],"battery":[79,126],"that":[80],"drives":[81],"PMIC":[83,97,128],"generate":[85],"SoC":[87,180],"supply":[88],"voltage":[89,98],"(V":[90],"<sub":[91,103,137,218,225,230,259,264,269],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92,104,138,219,226,231,260,265,270],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[93,105,139,227,266],")":[94,221,233],"rails.":[95],"regulator":[99],"(VR)":[100],"supplies":[101],"V":[102,136,224,263],"while":[106],"operating":[107,171],"below":[108],"peak-current":[110,118,164],"specification":[111],"(spec).":[112],"If":[113],"CDSP":[115,147],"exceeds":[116,273],"spec":[119,165,311],"sustained":[122],"duration,":[123],"then":[124,167],"and/or":[127],"VR":[129],"may":[130],"incur":[131],"brownout":[133],"condition":[134],"where":[135],"degrades,":[140],"resulting":[141],"in":[142,196,234,350],"circuit":[143,291],"failures.":[144],"Thus,":[145],"requires":[148],"current-limiting":[150],"system":[151,349],"prevent":[153],"brownout.":[154],"latency":[156,276,284,310],"requirement":[157],"detect":[159],"current":[161,175,238],"exceeding":[162,237],"respond":[169],"by":[170,312],"lower":[174,210],"is":[176],"~1\u03bcs.":[177],"Also,":[178],"must":[181],"operate":[182],"within":[183],"target":[185,285,377],"thermal":[186],"design":[187,331],"temperature":[190,240],"with":[191],"detection":[192],"response":[194,235,248],"latencies":[195,249],"100's":[197],"\u03bcs":[199],"10's":[201],"ms,":[203],"respectively.":[204],"Prior":[205],"current-":[206,346],"temperature-limiting":[208,348],"systems":[209],"phase-locked":[212],"loop":[213],"(PLL)":[214],"clock":[215],"frequency":[216],"(F":[217,229],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CLK</sub>":[220,232,271],"or":[222,239,262,296,321],"reduce":[223,255],"specs.":[241],"Although":[242],"these":[243],"techniques":[244],"are":[245],"effective":[246],"above":[250],"~10\u03bcs,":[251],"time":[253],"PLL":[257,294],"F":[258,268],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CLk</sub>":[261],"far":[272],"~10\u03bcs":[275],"spec.":[277],"Alternative":[278],"approaches":[279],"satisfying":[281],"~1\u03bcs":[283],"include":[286],"integrating":[287],"an":[288],"adaptive":[289],"clocking":[290],"after":[292],"[4]":[295],"throttling":[297],"instruction-issue":[299,335,368],"rate":[300,336,369],"[5]":[301],"quickly":[303],"change":[304],"performance.":[305],"These":[306],"designs":[307],"satisfy":[308],"globally":[313],"reducing":[314],"performance":[315,374],"without":[316],"considering":[317],"individual":[318,339],"thread":[319,340,362,367],"priority.":[322],"This":[323],"paper":[324],"describes":[325],"thread-level":[327],"management":[329],"(TPM)":[330],"adapt":[333],"based":[337],"on":[338],"priority":[343],"7nm":[352],"[6]":[353],"Hexagon":[354],"CDSP.":[355],"TPM":[357],"exploits":[358],"low-power":[359],"phases":[360],"during":[361],"execution":[363],"adjust":[365],"achieve":[371],"higher":[373],"as":[379],"compared":[380],"global":[382],"throttling.":[383]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}