{"id":"https://openalex.org/W3134703406","doi":"https://doi.org/10.1109/isscc42613.2021.9365932","title":"16.2 eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing","display_name":"16.2 eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded-Dynamic-Memory Array Realizing Adaptive Data Converters and Charge-Domain Computing","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3134703406","doi":"https://doi.org/10.1109/isscc42613.2021.9365932","mag":"3134703406"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9365932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031054921","display_name":"Shanshan Xie","orcid":"https://orcid.org/0000-0001-8411-3050"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanshan Xie","raw_affiliation_strings":["University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078795733","display_name":"Can Ni","orcid":"https://orcid.org/0009-0008-5118-8601"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Ni","raw_affiliation_strings":["University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015176330","display_name":"Aseem Sayal","orcid":"https://orcid.org/0000-0003-3078-9498"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aseem Sayal","raw_affiliation_strings":["University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023812483","display_name":"Pulkit Jain","orcid":"https://orcid.org/0000-0001-5708-9761"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pulkit Jain","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063387912","display_name":"Fatih Hamzaoglu","orcid":"https://orcid.org/0000-0003-3500-5007"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fatih Hamzaoglu","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["University of Texas, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.7805,"has_fulltext":false,"cited_by_count":141,"citation_normalized_percentile":{"value":0.98954296,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"248","last_page":"250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809600591659546},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5916948914527893},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5767379999160767},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5109099745750427},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4896300435066223},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.48871660232543945},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4290018081665039},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.42218217253685},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.417251318693161},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4117695093154907},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40415945649147034},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.22558733820915222}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809600591659546},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5916948914527893},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5767379999160767},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5109099745750427},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4896300435066223},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.48871660232543945},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4290018081665039},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.42218217253685},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.417251318693161},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4117695093154907},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40415945649147034},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.22558733820915222}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9365932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971575710","https://openalex.org/W2035385641","https://openalex.org/W2079610259","https://openalex.org/W2790556218","https://openalex.org/W2904299207","https://openalex.org/W3015980402","https://openalex.org/W3016014942","https://openalex.org/W3016021860","https://openalex.org/W6643191815","https://openalex.org/W6659228007","https://openalex.org/W6748877789","https://openalex.org/W6775551420"],"related_works":["https://openalex.org/W2151587677","https://openalex.org/W2011998170","https://openalex.org/W3008068282","https://openalex.org/W1966671390","https://openalex.org/W1690307066","https://openalex.org/W3110891183","https://openalex.org/W1928025959","https://openalex.org/W4238754064","https://openalex.org/W2181798140","https://openalex.org/W3006048143"],"abstract_inverted_index":{"The":[0],"unprecedented":[1],"growth":[2],"in":[3,24,223],"deep":[4],"neural":[5],"networks":[6],"(DNN)":[7],"size":[8],"has":[9],"led":[10],"to":[11,20,49,130,190],"massive":[12],"amounts":[13],"of":[14,55,156,207,215],"data":[15,163],"movement":[16],"from":[17],"off-chip":[18],"memory":[19,39,56,63,124,178],"on-chip":[21],"processing":[22],"cores":[23],"modern":[25],"machine":[26],"learning":[27],"(ML)":[28],"accelerators.":[29,113],"Compute-in-memory":[30],"(CIM)":[31],"designs":[32],"performing":[33],"analog":[34,132],"DNN":[35,165,200],"computations":[36],"within":[37],"a":[38,94,99,122,154,159,176,199],"array,":[40],"along":[41,76],"with":[42,77],"peripheral":[43,147],"mixed-signal":[44],"circuits,":[45,143],"are":[46],"being":[47],"explored":[48],"mitigate":[50],"this":[51],"memory-wall":[52],"bottleneck:":[53],"consisting":[54],"latency":[57],"and":[58,81,106,150,167,170,184],"energy":[59],"overhead.":[60,152],"Embedded-dynamic":[61],"random-access":[62],"(eDRAM)":[64],"[1],":[65],"[2],":[66],"which":[67],"integrates":[68],"the":[69,90,116,172,192,204],"1T1C":[70],"(T=Transistor,":[71],"C=Capacitor)":[72],"DRAM":[73],"bitcell":[74],"monolithically":[75],"high-performance":[78],"logic":[79],"transistors":[80],"interconnects,":[82],"can":[83,126,188,209],"enable":[84],"custom":[85],"CIM":[86,133,160,228],"designs.":[87],"It":[88],"offers":[89],"densest":[91],"embedded":[92],"bitcell,":[93],"low":[95,100],"pJ/bit":[96],"access":[97,125],"energy,":[98],"soft":[101],"error":[102],"rate,":[103],"high-endurance,":[104],"high-performance,":[105],"high-bandwidth:":[107],"all":[108],"desired":[109],"attributes":[110],"for":[111],"ML":[112],"In":[114],"addition,":[115],"intrinsic":[117],"charge":[118,141],"sharing":[119],"operation":[120],"during":[121,182,198],"dynamic":[123],"be":[127,210],"used":[128],"effectively":[129],"perform":[131],"computations:":[134],"by":[135,212],"reconfiguring":[136],"existing":[137,216],"eDRAM":[138,157,208,220],"columns":[139],"as":[140,158,175],"domain":[142],"thus,":[144],"greatly":[145],"minimizing":[146],"circuit":[148],"area":[149],"power":[151],"Configuring":[153],"part":[155,174,214],"engine":[161],"(for":[162,179],"conversion,":[164],"computations,":[166],"weight":[168],"storage)":[169],"retaining":[171],"remaining":[173],"regular":[177],"inputs,":[180],"gradients":[181],"training,":[183],"non-CIM":[185],"workload":[186],"data)":[187],"help":[189],"meet":[191],"layer/kernel":[193],"dependent":[194],"variable":[195],"storage":[196],"needs":[197],"inference/training":[201],"step.":[202],"Thus,":[203],"high":[205],"cost/bit":[206],"amortized":[211],"repurposing":[213],"large":[217],"capacity,":[218],"level-4":[219],"caches":[221],"[7]":[222],"high-end":[224],"microprocessors,":[225],"into":[226],"large-scale":[227],"engines.":[229]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":33},{"year":2024,"cited_by_count":34},{"year":2023,"cited_by_count":41},{"year":2022,"cited_by_count":26},{"year":2021,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}