{"id":"https://openalex.org/W3134395543","doi":"https://doi.org/10.1109/isscc42613.2021.9365834","title":"F5: Enabling New System Architectures with 2.5D, 3D, and Chiplets","display_name":"F5: Enabling New System Architectures with 2.5D, 3D, and Chiplets","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3134395543","doi":"https://doi.org/10.1109/isscc42613.2021.9365834","mag":"3134395543"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9365834","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365834","pdf_url":"https://ieeexplore.ieee.org/ielx7/9365732/9365735/09365834.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/9365732/9365735/09365834.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101513939","display_name":"Christopher Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0626-8601"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christopher Gonzalez","raw_affiliation_strings":["IBM,Yorktown Heights,NY","IBM, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM,Yorktown Heights,NY","institution_ids":[]},{"raw_affiliation_string":"IBM, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075382190","display_name":"Huichu Liu","orcid":"https://orcid.org/0000-0002-4379-9129"},"institutions":[{"id":"https://openalex.org/I4210099336","display_name":"Menlo School","ror":"https://ror.org/01240pn49","country_code":"US","type":"education","lineage":["https://openalex.org/I4210099336"]},{"id":"https://openalex.org/I4210114444","display_name":"Meta (United States)","ror":"https://ror.org/01zbnvs85","country_code":"US","type":"company","lineage":["https://openalex.org/I4210114444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huichu Liu","raw_affiliation_strings":["Facebook,Menlo Park,CA","Facebook, Menlo Park, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Facebook,Menlo Park,CA","institution_ids":["https://openalex.org/I4210099336","https://openalex.org/I4210114444"]},{"raw_affiliation_string":"Facebook, Menlo Park, CA","institution_ids":["https://openalex.org/I4210099336","https://openalex.org/I4210114444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002393926","display_name":"Mijung Noh","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Mijung Noh","raw_affiliation_strings":["Samsung Electronics, Hwaeong-si,Gyeonggi-do,Korea","Samsung Electronics, Hwaeong-si, Gyeonggi-do, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaeong-si,Gyeonggi-do,Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Hwaeong-si, Gyeonggi-do, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Karl","raw_affiliation_strings":["Intel,Portland,OR","Intel, Portland, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel,Portland,OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Portland, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084903090","display_name":"Thomas Toifl","orcid":"https://orcid.org/0000-0002-6448-1961"},"institutions":[{"id":"https://openalex.org/I4210087609","display_name":"Ecosens (Switzerland)","ror":"https://ror.org/0047q0m13","country_code":"CH","type":"company","lineage":["https://openalex.org/I4210087609"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Toifl","raw_affiliation_strings":["Cisco Systems,Wallisellen,Switzerland","Cisco Systems, Wallisellen, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cisco Systems,Wallisellen,Switzerland","institution_ids":[]},{"raw_affiliation_string":"Cisco Systems, Wallisellen, Switzerland","institution_ids":["https://openalex.org/I4210087609"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021456532","display_name":"Shawn S. H. Hsu","orcid":"https://orcid.org/0000-0002-0910-7096"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shawn Hsu","raw_affiliation_strings":["National Tsing Hua Univeristy,Hsinchu,Taiwan","National Tsing Hua Univeristy, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua Univeristy,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua Univeristy, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.221,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72262936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"529","last_page":"532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9728999733924866,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.970300018787384,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6266363859176636},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.5404700636863708},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.540353536605835},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5318403244018555},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5203730463981628},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5191473364830017},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.49994826316833496},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.49073994159698486},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.4511909484863281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4241005480289459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35358142852783203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2567095160484314}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6266363859176636},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.5404700636863708},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.540353536605835},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5318403244018555},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5203730463981628},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5191473364830017},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.49994826316833496},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.49073994159698486},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.4511909484863281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4241005480289459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35358142852783203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2567095160484314},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9365834","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365834","pdf_url":"https://ieeexplore.ieee.org/ielx7/9365732/9365735/09365834.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/isscc42613.2021.9365834","is_oa":true,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365834","pdf_url":"https://ieeexplore.ieee.org/ielx7/9365732/9365735/09365834.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3134395543.pdf","grobid_xml":"https://content.openalex.org/works/W3134395543.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2775966299"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given,":[3],"as":[4,70,72,224,226],"follows.":[5],"The":[6,122],"end":[7],"of":[8,63,128,254,278,302],"transistor":[9],"scaling":[10],"drives":[11],"innovative":[12],"2.5D,":[13,65,132],"3D":[14,66,133,283,304],"and":[15,40,67,91,95,102,107,134,169,174,189,207,217,238,246,270,281,308],"chiplet":[16,68],"technologies":[17,69,260],"to":[18,46,51,78,86,97,108,113,180,185,212,240,265],"further":[19,241],"extend":[20],"Moore\u2019s":[21],"law.":[22],"Recent":[23,192],"advancements":[24,62,193],"in":[25,104,166,194,201,248],"multi-die":[26],"integration":[27,77,152,172,229,287],"effectively":[28],"reduce":[29],"the":[30,48,59,64,73,99,115,178,182,198,221,231,243,249,276,295,303],"costs":[31],"at":[32,220,230],"advanced":[33,171,227,282],"nodes":[34],"while":[35],"providing":[36],"more":[37],"flexibility,":[38],"modularity":[39],"heterogeneous":[41,151,228],"integration,":[42],"which":[43],"require":[44],"designers":[45,90],"rethink":[47],"system":[49,81,120,271],"architectures":[50],"exploit":[52],"these":[53],"advantages.":[54],"This":[55,83],"forum":[56,84,123,296],"focuses":[57],"on":[58,111,131,313],"most":[60],"recent":[61],"well":[71,225],"key":[74,179],"components":[75],"for":[76,288],"enable":[79],"new":[80],"architectures.":[82],"aims":[85],"bring":[87],"together":[88],"technologists,":[89],"architects":[92],"from":[93],"industry":[94],"academia":[96],"discuss":[98],"practical":[100,183],"challenges":[101,184,219],"solutions":[103,130],"2.5D/3D":[105,150,259],"technologies,":[106,136],"provide":[109],"insights":[110],"how":[112],"leverage":[114],"technology":[116,306,315],"benefits":[117],"with":[118,125,149,155,258,291,298],"different":[119],"requirements.":[121,191],"starts":[124],"an":[126],"overview":[127],"foundry":[129],"chiplets":[135,195],"followed":[137],"by":[138,143,275],"deep":[139],"dive":[140],"topics":[141],"inspired":[142],"application":[144],"focuses.":[145],"For":[146],"example,":[147],"FPGA":[148],"has":[153,162],"emerged":[154],"promising":[156],"data-centric":[157],"applications.":[158],"High-bandwidth":[159],"memory":[160],"(HBM)":[161],"been":[163],"widely":[164],"adopted":[165],"commercial":[167],"processors,":[168],"yet":[170],"techniques":[173],"design":[175,199,210],"strategies":[176],"remain":[177],"overcome":[181],"satisfy":[186],"power":[187,214],"density":[188],"performance":[190],"rapidly":[196],"evolves":[197],"space":[200],"SoC,":[202],"driving":[203],"both":[204],"cost":[205],"reduction":[206,290],"modularity.":[208],"Meanwhile,":[209],"considerations":[211],"address":[213],"delivery,":[215],"signaling,":[216],"thermal":[218],"circuit":[222],"level":[223,233],"process":[232],"have":[234],"attracted":[235],"research":[236],"interests":[237],"innovations":[239],"improve":[242,267],"system-level":[244],"efficiency":[245],"reliability":[247],"multi-chip":[250],"stacking":[251,284],"era.":[252],"Co-optimization":[253],"high-speed":[255],"serial":[256],"links":[257],"plays":[261],"another":[262],"essential":[263],"role":[264],"continuously":[266],"off-chip":[268],"communication":[269],"performance.":[272],"Moreover,":[273],"driven":[274],"growth":[277],"edge":[279],"computing":[280],"empowers":[285],"sensor":[286],"latency":[289],"near-sensor":[292],"intelligence.":[293],"Finally,":[294],"concludes":[297],"a":[299],"hierarchical":[300],"view":[301],"interconnect":[305],"landscape":[307],"long-term":[309],"roadmap,":[310],"shedding":[311],"light":[312],"future":[314],"directions.":[316]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}