{"id":"https://openalex.org/W3135554245","doi":"https://doi.org/10.1109/isscc42613.2021.9365775","title":"32.6 A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fs<sub>rms</sub> Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS","display_name":"32.6 A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fs<sub>rms</sub> Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3135554245","doi":"https://doi.org/10.1109/isscc42613.2021.9365775","mag":"3135554245"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9365775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080349939","display_name":"Edwin Thaller","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Edwin Thaller","raw_affiliation_strings":["Intel, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039568430","display_name":"R. Levinger","orcid":"https://orcid.org/0000-0003-1233-2064"},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Run Levinger","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043516069","display_name":"Evgeny Shumaker","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Evgeny Shumaker","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082834382","display_name":"A. Farber","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Aryeh Farber","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055676317","display_name":"S. Bershansky","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Sergey Bershansky","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002627343","display_name":"Nir Geron","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Nir Geron","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058466731","display_name":"Ashoke Ravi","orcid":"https://orcid.org/0000-0001-8302-622X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashoke Ravi","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047229528","display_name":"Rotem Banin","orcid":"https://orcid.org/0000-0003-1043-7575"},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Rotem Banin","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019496224","display_name":"J. Kadry","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Jasmin Kadry","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Gil Horovitz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Gil Horovitz","raw_affiliation_strings":["Intel, Israel, Israel"],"affiliations":[{"raw_affiliation_string":"Intel, Israel, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041430156","display_name":"Christian Krassnitzer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christian Krassnitzer","raw_affiliation_strings":["Intel, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060232273","display_name":"Christoph Duller","orcid":"https://orcid.org/0000-0001-7937-6657"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christoph Duller","raw_affiliation_strings":["Intel, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063608855","display_name":"Patrick Torta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Patrick Torta","raw_affiliation_strings":["Intel, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011371198","display_name":"M. Elzinga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Elzinga","raw_affiliation_strings":["Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042958978","display_name":"K. Azadet","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kamran Azadet","raw_affiliation_strings":["Intel, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":15,"corresponding_author_ids":["https://openalex.org/A5080349939"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8454,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.90969097,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"451","last_page":"453"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7501257658004761},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6418405175209045},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.5579845309257507},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5522371530532837},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5230560898780823},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5060595870018005},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4648726284503937},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4409593939781189},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4402260184288025},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.43508821725845337},{"id":"https://openalex.org/keywords/beamforming","display_name":"Beamforming","score":0.4227231740951538},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.4177694320678711},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4136476218700409},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.41285884380340576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33687302470207214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28170984983444214},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.18623751401901245},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16838034987449646},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.107211172580719},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.1019020676612854},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07846826314926147}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7501257658004761},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6418405175209045},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.5579845309257507},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5522371530532837},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5230560898780823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5060595870018005},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4648726284503937},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4409593939781189},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4402260184288025},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.43508821725845337},{"id":"https://openalex.org/C54197355","wikidata":"https://www.wikidata.org/wiki/Q5782992","display_name":"Beamforming","level":2,"score":0.4227231740951538},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.4177694320678711},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4136476218700409},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.41285884380340576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33687302470207214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28170984983444214},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.18623751401901245},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16838034987449646},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.107211172580719},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.1019020676612854},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07846826314926147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9365775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2149726555","https://openalex.org/W2151340196","https://openalex.org/W2166155244","https://openalex.org/W2172850778","https://openalex.org/W2326419276","https://openalex.org/W2543636785","https://openalex.org/W2791440917","https://openalex.org/W2921046765","https://openalex.org/W2921886179","https://openalex.org/W2971786152","https://openalex.org/W3015425606","https://openalex.org/W3015520279","https://openalex.org/W3083429320","https://openalex.org/W3214302083","https://openalex.org/W6776142720"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2204547643","https://openalex.org/W1497578837","https://openalex.org/W4294892273","https://openalex.org/W4293208944","https://openalex.org/W2355697382","https://openalex.org/W4249165909","https://openalex.org/W1799839793","https://openalex.org/W2034788734","https://openalex.org/W2036880312"],"abstract_inverted_index":{"The":[0],"demand":[1],"for":[2,63],"massive":[3],"MIMO,":[4],"digital":[5,92,105],"beamforming,":[6],"and":[7,47,55,73,101,144],"increased":[8],"bandwidth":[9],"communication":[10],"dramatically":[11],"increases":[12],"the":[13,16,60,89,96,115,124],"complexity":[14,25],"of":[15,98,117],"remote":[17],"radio":[18,38],"head":[19],"in":[20,155],"future":[21],"cellular":[22],"base-stations.":[23],"This":[24,134],"issue":[26],"can":[27],"be":[28],"addressed":[29],"by":[30,50,129],"RF":[31,37,84],"transceiver":[32],"SoCs":[33],"incorporating":[34],"multiple":[35],"direct":[36],"transceivers,":[39],"which":[40,78],"have":[41],"clear":[42],"advantages":[43,97],"over":[44],"conventional":[45],"architectures":[46],"are":[48,79],"enabled":[49],"high-performance":[51,65],"digital-to-analog":[52],"converters":[53,57,67],"(DACs)":[54],"analog-to-digital":[56],"(ADCs).":[58],"However,":[59],"sampling":[61],"clock":[62],"these":[64],"data":[66],"must":[68],"fulfill":[69],"very":[70],"stringent":[71],"in-band":[72],"out-of-band":[74],"spectral":[75],"mask":[76],"requirements,":[77],"hard":[80],"to":[81,108],"meet":[82],"with":[83,140],"frequency":[85],"synthesizers":[86],"integrated":[87],"on":[88,103],"SoC.":[90],"All":[91],"PLLs":[93],"(ADPLLs)":[94],"utilize":[95],"scaled":[99],"nodes":[100],"rely":[102],"advanced":[104],"signal-processing":[106],"techniques":[107],"boost":[109],"performance.":[110],"Sub-sampling":[111],"ADPLLs":[112],"(SS-ADPLL)":[113],"enable":[114],"usage":[116],"an":[118],"energy-efficient":[119],"time-to-digital":[120],"converter":[121],"(TDC)":[122],"since":[123],"TDC":[125,142],"noise":[126],"is":[127],"multiplied":[128],"a":[130,137],"smaller":[131],"factor":[132],"[1].":[133],"work":[135],"presents":[136],"sub-sampling":[138],"ADPLL":[139],"stochastic-flash":[141],"(SFTDC)":[143],"coupled":[145],"dual-core":[146],"DCO":[147],"achieving":[148],"47.3fs":[149],"<sub":[150],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[151],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[152],"jitter":[153],"performance":[154],"16nm":[156],"FinFET":[157],"CMOS.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":5}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}