{"id":"https://openalex.org/W3135876165","doi":"https://doi.org/10.1109/isscc42613.2021.9365747","title":"10.7 A 64GS/s 4\u00d7-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters","display_name":"10.7 A 64GS/s 4\u00d7-Interpolated 1b Semi-Digital FIR DAC for Wideband Calibration and BIST of RF-Sampling A/D Converters","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3135876165","doi":"https://doi.org/10.1109/isscc42613.2021.9365747","mag":"3135876165"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9365747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037630143","display_name":"Martin Clara","orcid":"https://orcid.org/0000-0001-6991-3391"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Clara","raw_affiliation_strings":["Intel, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036952742","display_name":"Daniel Gruber","orcid":"https://orcid.org/0000-0003-2169-0955"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Gruber","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015839139","display_name":"Albert Molina","orcid":"https://orcid.org/0000-0003-4424-603X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Albert Molina","raw_affiliation_strings":["Intel, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040300408","display_name":"Matteo Camponeschi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matteo Camponeschi","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045519301","display_name":"Yushan Wang","orcid":"https://orcid.org/0000-0002-8490-3738"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu-shan Wang","raw_affiliation_strings":["Intel, Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015811408","display_name":"Christian Lindholm","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christian Lindholm","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050806166","display_name":"Hundo Shin","orcid":"https://orcid.org/0000-0003-2467-0845"},"institutions":[{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hundo Shin","raw_affiliation_strings":["now with Apple, Cupertino, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"now with Apple, Cupertino, CA","institution_ids":["https://openalex.org/I4210153776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087903993","display_name":"Ramon Sanchez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ramon Sanchez","raw_affiliation_strings":["Intel, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060232273","display_name":"Christoph Duller","orcid":"https://orcid.org/0000-0001-7937-6657"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christoph Duller","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063608855","display_name":"Patrick Torta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Patrick Torta","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042958978","display_name":"K. Azadet","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kamran Azadet","raw_affiliation_strings":["Intel, Santa Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3397,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.52516469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"176","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6783073544502258},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.6420580148696899},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6148421764373779},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6101572513580322},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.6039729118347168},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5562392473220825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5329801440238953},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5216108560562134},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45437946915626526},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4509545862674713},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4290791451931},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.29550522565841675},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2944794297218323},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2541264593601227},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12577667832374573},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10328909754753113},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08746981620788574},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.07855668663978577}],"concepts":[{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6783073544502258},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.6420580148696899},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6148421764373779},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6101572513580322},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.6039729118347168},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5562392473220825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5329801440238953},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5216108560562134},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45437946915626526},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4509545862674713},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4290791451931},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.29550522565841675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2944794297218323},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2541264593601227},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12577667832374573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10328909754753113},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08746981620788574},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.07855668663978577},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9365747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2018569751","https://openalex.org/W2161549313","https://openalex.org/W2607869700","https://openalex.org/W2919345445","https://openalex.org/W2969667166"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2783437851","https://openalex.org/W1672137312","https://openalex.org/W631083485","https://openalex.org/W1650483958","https://openalex.org/W1996405237","https://openalex.org/W2369416268","https://openalex.org/W2377364651","https://openalex.org/W2362571242","https://openalex.org/W4381198732"],"abstract_inverted_index":{"The":[0],"integration":[1],"of":[2,19,99,123],"complex":[3,85],"DSP":[4],"functions":[5],"together":[6],"with":[7,81],"the":[8,17,45,64,89,97,113,142],"entire":[9],"RF-frontend":[10,103],"enables":[11],"software-defined":[12],"base-station":[13],"radio":[14],"and":[15,21,57,102,127,140,148],"mandates":[16],"availability":[18],"power-efficient":[20],"compact":[22],"data":[23,100],"converters":[24,101],"in":[25,84,112],"advanced":[26],"digital":[27,38],"CMOS":[28],"processes.":[29],"In":[30,115],"a":[31,36,54,67,118,150],"self-calibrated":[32],"RF":[33],"sampling":[34],"ADC-system,":[35],"co-integrated":[37],"non-linear":[39],"post-equalizer":[40],"(NLEQ)":[41],"can":[42],"substantially":[43],"increase":[44],"receiver":[46],"performance":[47,98],"[1],":[48],"but":[49],"wideband":[50,124],"ADC-calibration":[51],"also":[52],"requires":[53],"wideband,":[55],"calibration-free":[56],"ultra-linear":[58],"reference":[59,125],"signal":[60,126],"source":[61],"to":[62,95],"train":[63],"NLEQ-coefficients":[65],"during":[66,76,108],"dedicated":[68],"calibration":[69],"period,":[70],"for":[71,106,133],"example":[72,107],"at":[73,131,146],"startup,":[74],"or":[75],"maintenance":[77],"intervals.":[78],"Another":[79],"function":[80],"renewed":[82],"importance":[83],"transceiver":[86],"systems":[87],"is":[88,136],"analog":[90],"built-in-self-test":[91],"(aBIST)":[92],"capability":[93],"[2]":[94],"spot-check":[96],"building":[104],"blocks,":[105],"scheduled":[109],"test":[110],"intervals":[111],"field.":[114],"this":[116],"work,":[117],"single-bit":[119],"calibration-DAC":[120],"(CALDAC),":[121],"capable":[122],"linear":[128],"sinewave":[129],"generation":[130],"fclk/4":[132],"these":[134],"applications":[135],"presented.":[137],"With":[138],"fclk=16GHz":[139],"4\u00d7-interpolation,":[141],"CALDAC":[143],"effectively":[144],"samples":[145],"64GS/s":[147],"implements":[149],"semi-digital":[151],"FIR-architecture":[152],"[3-5].":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}