{"id":"https://openalex.org/W3016212306","doi":"https://doi.org/10.1109/isscc19947.2020.9063103","title":"2.2 AMD Chiplet Architecture for High-Performance Server and Desktop Products","display_name":"2.2 AMD Chiplet Architecture for High-Performance Server and Desktop Products","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3016212306","doi":"https://doi.org/10.1109/isscc19947.2020.9063103","mag":"3016212306"},"language":"en","primary_location":{"id":"doi:10.1109/isscc19947.2020.9063103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9063103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075023469","display_name":"Samuel Naffziger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samuel Naffziger","raw_affiliation_strings":["AMD, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046666601","display_name":"Kevin M. Lepak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kevin Lepak","raw_affiliation_strings":["AMD, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070398716","display_name":"Milam Paraschou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Milam Paraschou","raw_affiliation_strings":["AMD, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089363356","display_name":"Mahesh Subramony","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mahesh Subramony","raw_affiliation_strings":["AMD, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":146,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6728606820106506},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6440773010253906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5525184869766235},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5448662042617798},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5067606568336487},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5032276511192322},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4975633919239044},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.47375139594078064},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43987610936164856},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3218158185482025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18457025289535522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6728606820106506},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6440773010253906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5525184869766235},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5448662042617798},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5067606568336487},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5032276511192322},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4975633919239044},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.47375139594078064},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43987610936164856},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3218158185482025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18457025289535522},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc19947.2020.9063103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9063103","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2497599918","https://openalex.org/W2584298940","https://openalex.org/W2592428089","https://openalex.org/W2791952321"],"related_works":["https://openalex.org/W121182129","https://openalex.org/W2392098988","https://openalex.org/W1975010174","https://openalex.org/W2383828164","https://openalex.org/W2370062118","https://openalex.org/W1732210391","https://openalex.org/W2150194641","https://openalex.org/W2386482964","https://openalex.org/W2371858336","https://openalex.org/W2032327003"],"abstract_inverted_index":{"AMO's":[0],"\u201cRome\u201d":[1],"and":[2,22,26,51,75,98,105,125],"\u201cMatisse\u201d":[3],"are":[4,88,112],"second-generation":[5],"AMD":[6],"Infinity":[7],"Fabric-based":[8],"SoCs":[9],"using":[10],"3":[11],"unique":[12],"hybrid":[13],"process":[14],"technology":[15,70],"chiplets":[16],"to":[17,48,123,153],"achieve":[18],"leading":[19,36],"performance,":[20],"performance/$":[21],"performance/W,":[23],"targeting":[24],"server":[25],"client":[27],"markets,":[28,43],"respectively":[29],"(Fig.":[30],"2.2.1).":[31],"The":[32],"chiplet":[33],"architecture":[34],"enables":[35],"edge":[37],"7nm":[38,124],"[1]":[39],"CPUs":[40,74],"for":[41,61,91,95],"multiple":[42],"while":[44],"retaining":[45],"backward":[46],"compatibility":[47],"complex":[49],"10":[50,138],"memory":[52,103],"subsystems":[53],"in":[54,85,107],"a":[55,118],"scalable":[56],"design":[57],"with":[58,141],"high":[59],"reuse":[60],"improved":[62],"time-to-market.":[63],"A":[64,135],"key":[65],"benefit":[66],"is":[67,79],"the":[68,73,76,102,142],"heterogeneous":[69],"deployed":[71],"between":[72],"10/mixed-signaIP.":[77],"It":[78],"well":[80],"known":[81],"that":[82],"shrink":[83,121],"factors":[84],"advanced":[86,133],"nodes":[87],"much":[89],"lower":[90],"analog":[92],"circuitry":[93],"than":[94],"digital":[96],"logic":[97],"SRAM.":[99],"By":[100],"keeping":[101],"interfaces":[104],"SerOes":[106],"mature":[108],"12nm":[109,137],"technology,":[110],"costs":[111],"mitigated":[113],"since":[114],"those":[115],"circuits":[116],"see":[117],"very":[119,126,155],"small":[120],"factor":[122],"little":[127],"performance":[128],"or":[129],"power":[130],"gain":[131],"from":[132],"nodes.":[134],"low-cost":[136],"die":[139,150],"(IOD)":[140],"high-yielding":[143],"8":[144],"\u201cZen2\u201d":[145],"core,":[146],"74mm27nm":[147],"CPU":[148],"compute":[149],"(CCD)":[151],"combine":[152],"provide":[154],"cost-effective":[156],"performance.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":12},{"year":2025,"cited_by_count":33},{"year":2024,"cited_by_count":31},{"year":2023,"cited_by_count":28},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":24},{"year":2020,"cited_by_count":6}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}