{"id":"https://openalex.org/W3015681057","doi":"https://doi.org/10.1109/isscc19947.2020.9062941","title":"25.7 Time-Borrowing Fast Mux-D Scan Flip-Flop with On-Chip Timing/Power/V<sub>MIN</sub> Characterization Circuits in 10nm CMOS","display_name":"25.7 Time-Borrowing Fast Mux-D Scan Flip-Flop with On-Chip Timing/Power/V<sub>MIN</sub> Characterization Circuits in 10nm CMOS","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3015681057","doi":"https://doi.org/10.1109/isscc19947.2020.9062941","mag":"3015681057"},"language":"en","primary_location":{"id":"doi:10.1109/isscc19947.2020.9062941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9062941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090014947","display_name":"Simeon Realov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Simeon Realov","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090166397","display_name":"Gregory Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gregory Chen","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061466560","display_name":"Monodeep Kar","orcid":"https://orcid.org/0000-0002-9318-6793"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Monodeep Kar","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074467331","display_name":"Raghavan Kumar","orcid":"https://orcid.org/0000-0001-7399-1886"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raghavan Kumar","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003823095","display_name":"H. Ekin Sumbul","orcid":"https://orcid.org/0000-0001-6812-8033"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Huseyin Sumbul","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030456056","display_name":"Phil Knag","orcid":"https://orcid.org/0000-0001-6794-8806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Phil Knag","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051106404","display_name":"Mahesh K Kumashikar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mahesh Kumashikar","raw_affiliation_strings":["Intel, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["InteI, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"InteI, Hillsboro, OR","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":14,"corresponding_author_ids":["https://openalex.org/A5006348328"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2073,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.49587961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"392","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6386946439743042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5826350450515747},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5779885649681091},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5721429586410522},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5093187093734741},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4826541543006897},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47161486744880676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3979722261428833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3687523603439331},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35420769453048706},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27852195501327515},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.24985399842262268},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2265893816947937},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1397402584552765}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6386946439743042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5826350450515747},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5779885649681091},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5721429586410522},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5093187093734741},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4826541543006897},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47161486744880676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3979722261428833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3687523603439331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35420769453048706},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27852195501327515},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.24985399842262268},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2265893816947937},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1397402584552765},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc19947.2020.9062941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9062941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1974974397","https://openalex.org/W1995665089","https://openalex.org/W2043916392","https://openalex.org/W2107495642","https://openalex.org/W2145876393"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W2121182846","https://openalex.org/W4242128654","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750"],"abstract_inverted_index":{"Flip-flops":[0],"(FFs)":[1],"are":[2],"key":[3],"building":[4],"blocks":[5],"in":[6,55,136],"high-performance":[7],"microprocessors,":[8],"discrete":[9],"graphics,":[10],"and":[11,33,50,72,128,131,160,185],"hardware":[12],"accelerators":[13],"[1]-[3],":[14],"where":[15],"pushing":[16],"frequency":[17,57],"has":[18],"become":[19],"increasingly":[20],"critical":[21,173],"due":[22,67,197],"to":[23,41,68,198],"emerging":[24],"applications,":[25],"such":[26],"as":[27],"AI,":[28],"machine":[29],"learning,":[30],"autonomous":[31],"driving":[32],"security.":[34],"Time-borrowing":[35],"(TB)":[36],"FFs":[37,64,79,88],"enable":[38],"a":[39,118],"means":[40],"fix":[42],"outlier":[43],"max-delay":[44],"paths":[45],"by":[46],"reducing":[47],"process":[48],"variation":[49],"clock":[51],"skew/jitter":[52],"margins,":[53],"resulting":[54],"higher":[56,69,114],"operation":[58],"[4].":[59],"However,":[60],"use":[61],"of":[62,74,158],"TB":[63,119,164],"is":[65],"challenging":[66],"power":[70],"cost":[71],"lack":[73],"area":[75,101,204],"compatibility":[76,205],"with":[77,89,103,113,166,206],"conventional":[78],"for":[80,171,183,187,209],"post-placement":[81,210],"insertion.":[82],"Furthermore,":[83],"increased":[84],"design":[85,96],"complexity":[86],"require":[87],"scan":[90,95,112,122],"circuits,":[91],"utilizing":[92],"either":[93],"level-sensitive":[94],"(LSSD),":[97],"which":[98],"grows":[99],"the":[100,108,172],"significantly":[102],"no":[104],"delay":[105,126,169],"overhead,":[106],"or":[107],"alternate":[109],"area-efficient":[110],"rnux-D":[111,148],"delay.":[115],"We":[116],"present":[117],"fast":[120,147],"mux-D":[121,207],"FF":[123,149,208],"without":[124],"scan-mux":[125],"overhead":[127,182],"timing,":[129],"power,":[130],"VMIN":[132],"characterization":[133],"circuits":[134],"fabricated":[135],"10nm":[137],"CMOS,":[138],"occupying":[139],"0.682mm":[140],"<sup":[141],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[142],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[143],"(Fig.":[144],"25.7.7).":[145],"The":[146],"achieves:":[150],"(i)":[151],"measured":[152],"rise/fall":[153,162],"mean":[154,163],"setup":[155],"time":[156],"improvement":[157,196],"17ps/16ps":[159],"19ps/52ps":[161],"window":[165],"36ps":[167],"worst-case":[168],"gain":[170],"path":[174],"at":[175,189],"650mV,":[176],"25\u00b0C;":[177],"(ii)":[178],"only":[179],"8%":[180],"energy":[181],"single-bit":[184],"iso-energy":[186],"dual-bit":[188],"typical":[190],"25%":[191],"data":[192],"activity;":[193],"(iii)":[194],"150mVVMIN":[195],"write-back":[199],"elimination;":[200],"(iv)":[201],"single/dual-bit":[202],"cell":[203],"swapping;":[211],"and,":[212],"(v)":[213],"7.2%":[214],"block-level":[215],"performance":[216],"gain.":[217]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}