{"id":"https://openalex.org/W3015964844","doi":"https://doi.org/10.1109/isscc19947.2020.9062939","title":"25.5 A Self-Calibrated 1.2-to-3.8GHz 0.0052mm2 Synthesized Fractional-N MDLL Using a 2b Time-Period Comparator in 22nm FinFET CMOS","display_name":"25.5 A Self-Calibrated 1.2-to-3.8GHz 0.0052mm2 Synthesized Fractional-N MDLL Using a 2b Time-Period Comparator in 22nm FinFET CMOS","publication_year":2020,"publication_date":"2020-02-01","ids":{"openalex":"https://openalex.org/W3015964844","doi":"https://doi.org/10.1109/isscc19947.2020.9062939","mag":"3015964844"},"language":"en","primary_location":{"id":"doi:10.1109/isscc19947.2020.9062939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9062939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078845675","display_name":"Somnath Kundu","orcid":"https://orcid.org/0000-0002-5891-7968"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Somnath Kundu","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039204143","display_name":"Likai Chai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Likai Chai","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039602588","display_name":"Kailash Chandrashekar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kailash Chandrashekar","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065695022","display_name":"Stefano Pellerano","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stefano Pellerano","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059381050","display_name":"Brent Carlton","orcid":"https://orcid.org/0000-0003-4542-4715"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Carlton","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5078845675"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.4385,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.81504506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"276","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7141871452331543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5924229621887207},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5876193642616272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5378974676132202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5083765387535095},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5047727823257446},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.43252891302108765},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2745950520038605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2676439881324768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24638104438781738}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7141871452331543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5924229621887207},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5876193642616272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5378974676132202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5083765387535095},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5047727823257446},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.43252891302108765},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2745950520038605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2676439881324768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24638104438781738}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc19947.2020.9062939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc19947.2020.9062939","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1948778041","https://openalex.org/W2275003682","https://openalex.org/W2594147613","https://openalex.org/W2790292185","https://openalex.org/W2792189667","https://openalex.org/W3081671533","https://openalex.org/W6694454412"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2044867305","https://openalex.org/W3161676474","https://openalex.org/W2121982427","https://openalex.org/W4231643161","https://openalex.org/W2909296819","https://openalex.org/W2023668401","https://openalex.org/W2096016192","https://openalex.org/W2003183089"],"abstract_inverted_index":{"Increasing":[0],"speed":[1],"and":[2,55,95,104,120,145,205,233,249,280,295,327],"complexity":[3,96],"of":[4,61,83,101,126,148,322,344,356],"modern":[5],"SoCs":[6],"demand":[7],"low-jitter":[8],"clock":[9],"generators,":[10],"which":[11,79,122,366],"conventionally":[12],"use":[13],"LC":[14],"resonators.":[15],"But,":[16],"low":[17],"power":[18,204],"operation":[19],"at":[20],"sub-6GHz":[21],"frequencies":[22],"requires":[23,285],"large":[24],"L,":[25],"increasing":[26],"the":[27,81,92,124,142,149,172,191,241,291,312,316,351,357,361,372],"form":[28,53],"factor.":[29],"Digital":[30],"multiplying":[31],"delay-locked":[32],"loops":[33,39,258],"(MDLL)":[34],"[1,2]":[35],"or":[36,129,154],"injection-locked":[37],"phased-locked":[38],"(IL-PLL)":[40],"[3]":[41,159],"based":[42,263],"on":[43],"ring":[44],"oscillators":[45],"(ROSCs)":[46],"are":[47],"preferred":[48],"due":[49,140],"to":[50,86,114,117,141,164,177,273,289,359,370],"their":[51],"smaller":[52],"factor":[54],"superior":[56],"jitter":[57],"performance":[58,133],"than":[59],"that":[60],"basic":[62],"PLLs.":[63],"Using":[64],"a":[65,68,74,110,211,216,224,234,341,354],"ROSC":[66],"as":[67,299],"digitally":[69],"controlled":[70],"oscillator":[71],"(DCO)":[72],"enables":[73],"fully":[75],"synthesizable":[76,111,174,212],"design":[77,93,105,112,125,173],"solution,":[78],"has":[80],"benefit":[82],"easy":[84],"portability":[85],"scaled":[87],"technologies":[88],"while":[89],"greatly":[90],"reducing":[91],"effort":[94],"associated":[97],"with":[98,167],"manual":[99],"placements":[100],"layout":[102,118],"cells":[103,163],"rule":[106],"checks":[107],"[3-6].":[108],"However,":[109],"needs":[113],"be":[115,338],"insensitive":[116],"parasitics":[119],"mismatches,":[121],"makes":[123,171],"an":[127,286],"MDLL":[128,214,352],"IL-PLL":[130],"challenging.":[131],"The":[132,221],"is":[134],"much":[135],"worse":[136],"in":[137,188,268,306,315],"fractional-N":[138,213,364],"architectures":[139],"stringent":[143],"gain":[144,369],"linearity":[146],"requirement":[147],"digital-to-time":[150],"converter":[151,156],"(DTC)":[152],"[2,3]":[153],"time-to-digital":[155],"(TDC)":[157],"[4,6].":[158],"uses":[160,195,353],"digital":[161],"standard":[162],"implement":[165,360],"blocks":[166],"analog":[168],"functionality.":[169],"That":[170],"but":[175,194,270],"sensitive":[176],"process-voltage-temperature":[178],"(PVT)":[179],"variations,":[180],"requiring":[181],"careful":[182],"device":[183],"sizing.":[184],"A":[185,261],"dual-reference":[186],"TDC":[187,197],"[4]":[189],"reduces":[190],"PVT":[192],"sensitivity":[193],"same":[196],"for":[198,363],"each":[199],"DCO":[200,242,358],"phase,":[201],"adding":[202],"significant":[203],"area":[206],"overhead.":[207],"This":[208],"paper":[209],"presents":[210],"using":[215,254],"2b":[217,235,313],"time-period":[218],"comparator":[219],"(TPC).":[220],"TPC":[222,262,318],"comprises":[223],"tunable":[225],"reference":[226],"delay":[227],"(T":[228,244],"<sub":[229,245,251,277,282,301,324,329],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[230,246,252,278,283,302,325,330],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">p</sub>":[231,253,284,331],")":[232,248],"phase":[236],"detector":[237],"(PD).":[238],"It":[239],"adjusts":[240],"period":[243],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DCO</sub>":[247,279,303,326],"T":[250,276,281,300,323,328],"two":[255],"independent":[256],"feedback":[257],"operating":[259],"simultaneously.":[260],"bang-bang":[264],"PD":[265],"was":[266],"implemented":[267],"[1],":[269],"1b":[271],"output":[272,314],"control":[274],"both":[275],"initial":[287],"calibration":[288],"reduce":[290],"PLL":[292],"lock":[293,297],"time":[294],"avoid":[296],"failure":[298],"continuously":[304],"updates":[305],"alternate":[307],"cycles.":[308],"In":[309],"this":[310],"work,":[311],"proposed":[317],"provides":[319],"automatic":[320],"tuning":[321],"without":[332],"additional":[333],"calibration.":[334],"Faster":[335],"locking":[336],"can":[337],"achieved":[339],"over":[340],"wide":[342],"range":[343],"resolutions,":[345],"hence":[346],"making":[347],"it":[348],"synthesizable.":[349],"Furthermore,":[350],"replica":[355],"DTC":[362],"generation,":[365],"self-calibrates":[367],"its":[368],"suppress":[371],"fractional":[373],"spurs.":[374]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}