{"id":"https://openalex.org/W2794194363","doi":"https://doi.org/10.1109/isscc.2018.8310392","title":"An N40 256K\u00d744 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","display_name":"An N40 256K\u00d744 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2794194363","doi":"https://doi.org/10.1109/isscc.2018.8310392","mag":"2794194363"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2018.8310392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059734365","display_name":"Chung-Cheng Chou","orcid":"https://orcid.org/0009-0002-9279-4639"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chung-Cheng Chou","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000207102","display_name":"Zheng-Jun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zheng-Jun Lin","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055008556","display_name":"Pei-Ling Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Ling Tseng","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025161166","display_name":"Chih-Feng Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Feng Li","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109691041","display_name":"Chih-Yang Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yang Chang","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086336606","display_name":"Wei-Chi Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chi Chen","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109491324","display_name":"Yu-Der Chih","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Der Chih","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["TSMC, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"TSMC, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5059734365"],"corresponding_institution_ids":["https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":6.7825,"has_fulltext":false,"cited_by_count":109,"citation_normalized_percentile":{"value":0.97307373,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6044595837593079},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.592190146446228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.547739565372467},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5275435447692871},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.5134464502334595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5031251311302185},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4440474510192871},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.42004913091659546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38333871960639954},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37600579857826233},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.2913745641708374},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2901020050048828},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22023186087608337},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18082377314567566}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6044595837593079},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.592190146446228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.547739565372467},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5275435447692871},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.5134464502334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5031251311302185},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4440474510192871},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.42004913091659546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38333871960639954},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37600579857826233},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.2913745641708374},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2901020050048828},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22023186087608337},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18082377314567566},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2018.8310392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1484330480","https://openalex.org/W1996356878","https://openalex.org/W2003284017","https://openalex.org/W2129362240","https://openalex.org/W6628999389"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W4396689093","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W4210807885","https://openalex.org/W2051045034","https://openalex.org/W2248915580","https://openalex.org/W2999380399","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"RRAM":[0,17,28],"is":[1,81,86,99,113],"an":[2,35,187],"attractive":[3],"and":[4,20,39,59,77,96],"low-cost":[5],"memory":[6,65],"structure":[7],"for":[8,135],"embedded":[9],"applications":[10],"due":[11,157],"to":[12,83,88,101,124,158,191],"the":[13,16,89,93,102,105,131,159,164,199],"simplicity":[14],"of":[15,34,45,92,104],"element":[18],"(RE)":[19],"its":[21],"compatibility":[22],"with":[23,152],"a":[24,40,46,50,55,60,69,153,172,178],"logic":[25],"process.":[26],"A":[27,108],"bit":[29],"cell":[30,66],"(Fig.":[31],"30.1.1)":[32],"consists":[33,44],"NMOS":[36],"select":[37,94,106],"transistor":[38,95],"bipolar":[41],"RE,":[42],"which":[43],"bottom":[47],"electrode":[48,62],"(BE),":[49],"transition":[51],"metal-oxide":[52],"file":[53],"(Hi-K),":[54],"metal":[56,155],"capping":[57],"layer":[58],"top":[61],"(TE).":[63],"The":[64],"operates":[67],"as":[68],"3-terminal":[70],"device,":[71],"including":[72],"bit-line":[73],"(BL),":[74],"source-line":[75],"(SL)":[76],"word-line":[78,97],"(WL).":[79],"BL":[80],"connecting":[82,87,100],"TE,":[84],"SL":[85,110,136,148,161,165,188],"source":[90,127],"node":[91],"(WL)":[98],"gate":[103],"transistor.":[107],"common":[109],"(CSL)":[111],"architecture":[112,174],"adopted":[114],"in":[115,177],"this":[116,193],"work.":[117],"CSL":[118,173],"allows":[119],"two":[120],"or":[121],"more":[122],"columns":[123],"share":[125],"one":[126],"line.":[128],"So":[129],"that":[130],"column":[132],"mux":[133],"number":[134],"can":[137,143,149,168],"be":[138,144,150,169],"reduced,":[139],"therefore":[140],"macro":[141],"area":[142],"saved.":[145],"In":[146],"addition,":[147],"implemented":[151],"wider":[154],"track":[156],"reduced":[160],"count.":[162],"Therefore,":[163],"resistance":[166],"also":[167],"reduced.":[170],"However,":[171],"will":[175],"result":[176],"larger":[179],"parasitic":[180],"capacitance":[181,195],"on":[182],"SL.":[183],"This":[184],"paper":[185],"presents":[186],"precharge":[189],"scheme":[190],"deal":[192],"increased":[194],"when":[196],"reading":[197],"from":[198],"CSL.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":22},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}