{"id":"https://openalex.org/W2791799316","doi":"https://doi.org/10.1109/isscc.2018.8310184","title":"A low-power 3.25GS/s 4<sup>th</sup>-order programmable analog FIR filter using split-CDAC coefficient multipliers for wideband analog signal processing","display_name":"A low-power 3.25GS/s 4<sup>th</sup>-order programmable analog FIR filter using split-CDAC coefficient multipliers for wideband analog signal processing","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2791799316","doi":"https://doi.org/10.1109/isscc.2018.8310184","mag":"2791799316"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2018.8310184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102830407","display_name":"Shinwoong Park","orcid":"https://orcid.org/0000-0002-5227-4842"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shinwoong Park","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091072278","display_name":"Dongseok Shin","orcid":"https://orcid.org/0000-0003-0014-2626"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongseok Shin","raw_affiliation_strings":["Intel, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050456027","display_name":"Kwang-Jin Koh","orcid":"https://orcid.org/0000-0003-3921-640X"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwang-Jin Koh","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067633048","display_name":"Sanjay Raman","orcid":"https://orcid.org/0000-0002-1155-1057"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanjay Raman","raw_affiliation_strings":["Virginia Tech, Blacksburg, VA"],"affiliations":[{"raw_affiliation_string":"Virginia Tech, Blacksburg, VA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102830407"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.4358,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59372057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6298964023590088},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.5920466780662537},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5772435665130615},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.568946123123169},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.527725338935852},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5085915327072144},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4647343158721924},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4548892676830292},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.44193312525749207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4378657639026642},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3802846372127533},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3764762580394745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2708919644355774},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.24857696890830994},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20219647884368896}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6298964023590088},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.5920466780662537},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5772435665130615},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.568946123123169},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.527725338935852},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5085915327072144},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4647343158721924},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4548892676830292},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.44193312525749207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4378657639026642},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3802846372127533},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3764762580394745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2708919644355774},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.24857696890830994},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20219647884368896}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2018.8310184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1544824568","https://openalex.org/W1976957262","https://openalex.org/W2046945740","https://openalex.org/W2155707721","https://openalex.org/W2415595017","https://openalex.org/W2565481392"],"related_works":["https://openalex.org/W2116775951","https://openalex.org/W2030185406","https://openalex.org/W2499505660","https://openalex.org/W1997167708","https://openalex.org/W2103066250","https://openalex.org/W2027772794","https://openalex.org/W2051273463","https://openalex.org/W1975676954","https://openalex.org/W2363194225","https://openalex.org/W2048285263"],"abstract_inverted_index":{"Discrete-time":[0],"(DT)":[1],"circuits":[2,39,77],"provide":[3],"a":[4,105],"means":[5],"to":[6],"overcome":[7],"the":[8,21,42,98],"analog-circuit":[9],"design":[10,115],"challenges":[11],"in":[12,29,102,113],"deeply":[13],"scaled":[14],"digital":[15,49],"CMOS":[16],"technologies":[17],"while":[18],"benefitting":[19],"from":[20],"reduced":[22],"switch":[23],"on-resistance":[24],"and":[25,64,118,124],"parasitic":[26],"capacitance,":[27],"resulting":[28],"lower":[30],"dynamic":[31],"power":[32,63],"dissipation.":[33],"In":[34],"addition,":[35],"such":[36,89],"DT":[37,53,74],"analog":[38,84],"can":[40],"reduce":[41],"requirements":[43],"on":[44],"analog-to-digital":[45],"converters":[46],"that":[47,114],"precede":[48],"processing":[50,86],"[1].":[51],"Recent":[52],"domain":[54],"filters":[55],"achieve":[56],"high-order":[57],"narrowband":[58],"programmable":[59,109],"filtering":[60],"with":[61],"low":[62,69],"high":[65],"linearity":[66],"even":[67],"under":[68],"supply":[70],"voltage":[71],"[2,3].":[72],"However,":[73],"switched":[75],"capacitor":[76],"have":[78],"not":[79,128],"been":[80],"considered":[81],"for":[82,108],"wideband":[83,110],"signal":[85],"(ASP)":[87],"applications":[88],"as":[90],"on-chip":[91],"implementation":[92],"of":[93],"FIR-based":[94],"beamforming":[95],"[4,5].":[96],"While":[97],"AFIR":[99],"filter":[100],"proposed":[101],"[6]":[103],"is":[104],"suitable":[106],"approach":[107],"ASP":[111],"applications,":[112],"only":[116],"symmetric":[117],"positive":[119],"coefficient":[120],"sets":[121],"were":[122],"possible":[123],"measured":[125],"performance":[126],"was":[127],"shown.":[129]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}