{"id":"https://openalex.org/W2791952321","doi":"https://doi.org/10.1109/isscc.2018.8310173","title":"\u2018Zeppelin\u2019: An SoC for multichip architectures","display_name":"\u2018Zeppelin\u2019: An SoC for multichip architectures","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2791952321","doi":"https://doi.org/10.1109/isscc.2018.8310173","mag":"2791952321"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2018.8310173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113498170","display_name":"Noah Beck","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Noah Beck","raw_affiliation_strings":["AMD, Boxborough, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017331730","display_name":"Sean White","orcid":"https://orcid.org/0000-0001-5350-5393"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sean White","raw_affiliation_strings":["AMD, Boxborough, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Boxborough, MA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070398716","display_name":"Milam Paraschou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Milam Paraschou","raw_affiliation_strings":["AMD, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075023469","display_name":"Samuel Naffziger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samuel Naffziger","raw_affiliation_strings":["AMD, Fort Collins, CO"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Fort Collins, CO","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.9033875465393066},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.8682307004928589},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7818863391876221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7076138854026794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5520197153091431},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.49169641733169556},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4608355164527893},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4384036064147949},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3954079747200012},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3854345381259918},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.36125648021698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3554973602294922}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.9033875465393066},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.8682307004928589},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7818863391876221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7076138854026794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5520197153091431},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49169641733169556},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4608355164527893},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4384036064147949},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3954079747200012},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3854345381259918},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.36125648021698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3554973602294922},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2018.8310173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2552547716","https://openalex.org/W2621371400"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2358125434","https://openalex.org/W2348639893","https://openalex.org/W1564576805","https://openalex.org/W2791952321","https://openalex.org/W782929444","https://openalex.org/W2365814894","https://openalex.org/W2014884454","https://openalex.org/W4282984318"],"abstract_inverted_index":{"Codenamed":[0],"\u201cZeppelin\u201d,":[1],"AMD's":[2],"next-generation":[3],"System-on-a-Chip":[4],"(SoC)":[5],"was":[6],"designed":[7],"for":[8],"use":[9],"in":[10,15],"multiple":[11,16],"products":[12],"and":[13,23,54,58,72,76],"packages":[14,75],"markets,":[17],"including":[18],"server,":[19],"mainstream":[20],"PC":[21],"desktop,":[22],"high-end":[24],"desktop.":[25],"Utilizing":[26],"GLOBALFOUNDRIES'":[27],"14nm":[28],"LPP":[29],"FinFET":[30],"process":[31],"technology,":[32],"the":[33,70],"\u201cZeppelin\u201d":[34],"SoC":[35,71],"has":[36],"over":[37],"4.8B":[38],"transistors.":[39],"It":[40],"contains":[41],"high-performance":[42],"AMD":[43,80],"x86":[44,60],"cores":[45],"codenamed":[46],"\u201cZen\u201d":[47],"[1][2],":[48],"caches,":[49],"memory":[50],"controllers,":[51,57],"PCIe\u00ae,":[52],"SATA,":[53],"other":[55],"IO":[56],"integrated":[59],"southbridge":[61],"chipset":[62],"capabilities.":[63],"All":[64],"these":[65],"functions":[66],"are":[67],"connected":[68],"on":[69],"between":[73],"multichip":[74],"multi-socket":[77],"systems":[78],"by":[79],"Infinity":[81],"Fabric.":[82]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":18},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}