{"id":"https://openalex.org/W2789901355","doi":"https://doi.org/10.1109/isscc.2018.8310168","title":"50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set","display_name":"50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set","publication_year":2018,"publication_date":"2018-02-01","ids":{"openalex":"https://openalex.org/W2789901355","doi":"https://doi.org/10.1109/isscc.2018.8310168","mag":"2789901355"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2018.8310168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101927146","display_name":"David A. Patterson","orcid":"https://orcid.org/0000-0002-0429-1015"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Patterson","raw_affiliation_strings":["Google, UC Berkeley"],"affiliations":[{"raw_affiliation_string":"Google, UC Berkeley","institution_ids":["https://openalex.org/I1291425158","https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101927146"],"corresponding_institution_ids":["https://openalex.org/I1291425158","https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":6.0592,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.9693229,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7939670085906982},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.7673905491828918},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7547404766082764},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7354720830917358},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.703712522983551},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6230893135070801},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5249119997024536},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.507541298866272},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5064767599105835},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4955669641494751},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.48867300152778625},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4413922429084778},{"id":"https://openalex.org/keywords/ibm-pc-compatible","display_name":"IBM PC compatible","score":0.4310585856437683},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.38340815901756287},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34175992012023926},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3017539381980896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7939670085906982},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.7673905491828918},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7547404766082764},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7354720830917358},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.703712522983551},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6230893135070801},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5249119997024536},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.507541298866272},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5064767599105835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4955669641494751},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.48867300152778625},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4413922429084778},{"id":"https://openalex.org/C77741850","wikidata":"https://www.wikidata.org/wiki/Q751046","display_name":"IBM PC compatible","level":3,"score":0.4310585856437683},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.38340815901756287},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34175992012023926},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3017539381980896},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2018.8310168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2018.8310168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1555915743","https://openalex.org/W1976575875","https://openalex.org/W2002555321","https://openalex.org/W2112731143","https://openalex.org/W2141512927","https://openalex.org/W2154790323","https://openalex.org/W2180088390","https://openalex.org/W2595431183","https://openalex.org/W2606722458","https://openalex.org/W2619159161","https://openalex.org/W2775341000","https://openalex.org/W2925161445","https://openalex.org/W4250273962","https://openalex.org/W6760705559"],"related_works":["https://openalex.org/W4364295250","https://openalex.org/W1995515112","https://openalex.org/W2128502296","https://openalex.org/W2101069312","https://openalex.org/W4389418089","https://openalex.org/W3167587462","https://openalex.org/W2088017777","https://openalex.org/W3033918533","https://openalex.org/W2806352516","https://openalex.org/W2941371147"],"abstract_inverted_index":{"IBM":[0,28],"had":[1,7],"four":[2,45],"incompatible":[3],"computer":[4],"lines.":[5,46],"Each":[6],"its":[8],"own":[9],"unique":[10],"instruction-set":[11],"architecture":[12],"(ISA);":[13],"I/O":[14],"system;":[15],"system":[16],"software":[17],"(assemblers,":[18],"compilers,":[19],"libraries);":[20],"and":[21,64],"market":[22],"niches":[23],"(business,":[24],"scientific,":[25],"real":[26],"time).":[27],"engineers":[29],"bet":[30],"that":[31,38,58,75],"they":[32],"could":[33],"invent":[34],"a":[35,69],"single":[36],"ISA":[37],"would":[39,51,76],"work":[40],"for":[41],"customers":[42],"of":[43,57],"all":[44],"Moreover,":[47],"the":[48,81,86],"same":[49],"program":[50],"run":[52],"correctly":[53],"on":[54],"any":[55],"implementation":[56],"ISA,":[59],"though":[60],"at":[61],"different":[62],"speed":[63],"cost.":[65],"That":[66],"vision":[67],"required":[68],"new":[70],"way":[71],"to":[72,85],"build":[73],"computers":[74],"be":[77],"binary":[78],"compatible":[79],"from":[80],"cheapest":[82],"8-bit":[83],"model":[84],"fastest":[87],"64-bit":[88],"version.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}