{"id":"https://openalex.org/W2591811992","doi":"https://doi.org/10.1109/isscc.2017.7870450","title":"26.3 Reconfigurable clock networks for random skew mitigation from subthreshold to nominal voltage","display_name":"26.3 Reconfigurable clock networks for random skew mitigation from subthreshold to nominal voltage","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2591811992","doi":"https://doi.org/10.1109/isscc.2017.7870450","mag":"2591811992"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2017.7870450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021091015","display_name":"Longyang Lin","orcid":"https://orcid.org/0000-0002-4702-737X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Longyang Lin","raw_affiliation_strings":["National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101620795","display_name":"Saurabh Jain","orcid":"https://orcid.org/0000-0002-2724-940X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Saurabh Jain","raw_affiliation_strings":["National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021091015"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.8601,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74754567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"440","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4285960793495178},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4038214683532715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.392745703458786},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2340175211429596},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.21129775047302246}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4285960793495178},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4038214683532715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.392745703458786},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2340175211429596},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.21129775047302246}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2017.7870450","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1993093542","https://openalex.org/W2020875745","https://openalex.org/W2025847799","https://openalex.org/W2064051475","https://openalex.org/W2090853900","https://openalex.org/W6655872142","https://openalex.org/W6656891329"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Clock":[0],"network":[1],"optimization":[2],"is":[3,19,120,148],"substantially":[4],"affected":[5],"by":[6,21],"the":[7,16,61,79,84,92,96,108,125],"operating":[8],"voltage":[9,127,188],"V":[10,36,44,69,103,116,128,144,157],"<sub":[11,37,45,70,104,117,129,145,158],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[12,38,46,71,105,118,130,146,159],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[13,39,47,72,106,119,147,160],",":[14,48,73,107,132],"as":[15,78],"clock":[17,50,62,86,111,153,183,195],"skew":[18,87,109,137,154],"dominated":[20],"different":[22,27,35,182],"mechanisms":[23],"and":[24,31,83,177],"has":[25,161,190],"a":[26,135,140,194],"balance":[28],"between":[29],"wire":[30],"repeater":[32],"delay":[33,81,179],"at":[34,114,124,155],"(Fig.":[40],"26.3.1).":[41],"At":[42,67,101],"above-threshold":[43,115],"deep":[49,166],"networks":[51,75,112,167],"with":[52,168],"several":[53],"levels":[54,99],"of":[55,95,98,110,143],"repeaters":[56],"are":[57,76],"needed":[58,77],"to":[59,91],"control":[60],"slope":[63],"in":[64],"wires":[65],"[1].":[66],"sub-threshold":[68],"shallow":[74],"gate":[80],"dominates,":[82],"random":[85],"approximately":[88],"grows":[89],"proportionally":[90],"square":[93],"root":[94],"number":[97],"[2].":[100],"such":[102],"designed":[113],"much":[121],"larger":[122],"than":[123],"nominal":[126],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD,nom</sub>":[131],"thus":[133],"assuring":[134],"reasonable":[136],"budget":[138],"across":[139,181],"wide":[141],"range":[142],"challenging":[149],"[1-3].":[150],"To":[151],"date,":[152],"low":[156],"been":[162,191],"mitigated":[163],"via":[164],"moderately":[165],"long-channel":[169],"LVT":[170],"buffers":[171],"[1],":[172],"design":[173],"methodologies":[174],"[2],":[175],"[4],":[176],"voltage-adaptive":[178],"insertion":[180],"domains":[184],"[3].":[185],"However,":[186],"no":[187],"adaption":[189],"performed":[192],"within":[193],"domain.":[196]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}