{"id":"https://openalex.org/W2594147613","doi":"https://doi.org/10.1109/isscc.2017.7870307","title":"8.7 A 0.0047mm<sup>2</sup> highly synthesizable TDC- and DCO-less fractional-N PLL with a seamless lock range of f&lt;inf&gt;REF&lt;/inf&gt; to 1GHz","display_name":"8.7 A 0.0047mm<sup>2</sup> highly synthesizable TDC- and DCO-less fractional-N PLL with a seamless lock range of f&lt;inf&gt;REF&lt;/inf&gt; to 1GHz","publication_year":2017,"publication_date":"2017-02-01","ids":{"openalex":"https://openalex.org/W2594147613","doi":"https://doi.org/10.1109/isscc.2017.7870307","mag":"2594147613"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2017.7870307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033378956","display_name":"Hwasuk Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hwasuk Cho","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005766883","display_name":"Kihwan Seong","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kihwan Seong","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056990518","display_name":"Kwang-Hee Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hee Choi","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103245143","display_name":"Jin Hyeok Choi","orcid":"https://orcid.org/0000-0002-9767-5308"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Hyeok Choi","raw_affiliation_strings":["Samsung Electronics, Hwaseong, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics, Hwaseong, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052722005","display_name":"Byungsub Kim","orcid":"https://orcid.org/0000-0003-1528-6235"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsub Kim","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057208951","display_name":"Hong-June Park","orcid":"https://orcid.org/0000-0001-8144-9165"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June Park","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Pohang University of Science and Technology, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5033378956"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":1.1467,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.79299288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8738797903060913},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.6346819400787354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6076249480247498},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5171022415161133},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4854877293109894},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4769519567489624},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4562685191631317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44312381744384766},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.4226216971874237},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4166754186153412},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.29978662729263306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24662050604820251},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19384971261024475}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8738797903060913},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.6346819400787354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6076249480247498},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5171022415161133},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4854877293109894},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4769519567489624},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4562685191631317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44312381744384766},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4226216971874237},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4166754186153412},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.29978662729263306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24662050604820251},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19384971261024475},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2017.7870307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2017.7870307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Life below water","id":"https://metadata.un.org/sdg/14"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2147533202","https://openalex.org/W2291605840"],"related_works":["https://openalex.org/W4385412989","https://openalex.org/W3145870900","https://openalex.org/W1988254802","https://openalex.org/W2162551450","https://openalex.org/W2558159544","https://openalex.org/W2393391611","https://openalex.org/W2319750290","https://openalex.org/W2018591507","https://openalex.org/W2350406101","https://openalex.org/W2371350995"],"abstract_inverted_index":{"There":[0,34],"continue":[1],"to":[2,5,72],"be":[3,85],"efforts":[4],"develop":[6],"methodologies":[7],"for":[8,25,39,141],"fully":[9,40],"automated":[10,60],"digital":[11,42,97],"design":[12,126],"of":[13,48,96],"key":[14],"analog":[15,89,142],"building":[16],"blocks.":[17],"The":[18,124],"phase-locked":[19,115],"loop":[20],"(PLL)":[21],"is":[22,127],"a":[23,49,55,102,114,121,131],"block":[24],"which":[26],"an":[27],"all-digital":[28],"implementation":[29,47],"has":[30,62],"been":[31,36,63],"sought":[32],"recently.":[33],"have":[35],"several":[37],"approaches":[38],"synthesized":[41],"PLLs":[43],"[1-4]":[44],"via":[45],"gate-level":[46],"digitally":[50],"controlled":[51],"oscillator":[52],"(DCO)":[53],"and":[54,67,82,105,108],"time-to-digital":[56],"converter":[57],"(TDC).":[58],"Though":[59],"layout":[61],"achieved,":[64],"the":[65,80,93],"lock-range":[66],"phase-noise":[68],"performance":[69],"are":[70],"subject":[71],"process":[73],"variations.":[74],"Critical":[75],"performance-limiting":[76],"blocks,":[77],"such":[78],"as":[79],"TDC":[81],"DCO,":[83],"should":[84],"carefully":[86],"designed":[87],"with":[88],"circuit":[90],"simulators,":[91],"diluting":[92],"inherent":[94],"benefits":[95],"design.":[98],"This":[99],"work":[100],"presents":[101],"highly":[103],"programmable":[104],"synthesizable":[106],"TDC-":[107],"DCO-less":[109],"fractional-N":[110],"PLL":[111],"architecture,":[112],"employing":[113],"direct-digital":[116],"synthesizer":[117],"(PLDDS)":[118],"driven":[119],"by":[120],"free-running":[122],"oscillator.":[123],"PLDDS":[125],"specified":[128],"entirely":[129],"in":[130],"register-transfer":[132],"level":[133],"(RTL)":[134],"hardware-description":[135],"language":[136],"(HDL)":[137],"without":[138],"any":[139],"need":[140],"simulation.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}